HIGH TRANSCONDUCTANCE GaAs MESFETs FABRICATED USING SIDEWALL-ASSISTED SELF-ALIGNMENT TECHNOLOGY (SWAT).

K. Ueno, T. Furutsuka, M. Kanamori, A. Higashisaka

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

A high transconductance of 602 mS/mm has been obtained in 0. 3 micrometer-long gate GaAs MESFETs using a combined sidewall-assisted self-alignment technology and WSi//x gate n** plus selective ion implantation technology. The gate orientation effect for the fabricated FET is enhanced by lateral diffusion of implanted n** plus impurities to the channel region. 25-stage ring oscillators with an E/D DCFL configuration were also fabricated using 0. 7 micrometer-long gate FETs. The minimum propagation delay time of 16 ps/gate was observed.

Original languageEnglish
Title of host publicationConference on Solid State Devices and Materials
Place of PublicationTokyo, Jpn
PublisherJapan Soc of Applied Physics
Pages405-408
Number of pages4
ISBN (Print)4930813107
Publication statusPublished - 1985
Externally publishedYes

Fingerprint

Field effect transistors
Transconductance
Ion implantation
Time delay
Impurities

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Ueno, K., Furutsuka, T., Kanamori, M., & Higashisaka, A. (1985). HIGH TRANSCONDUCTANCE GaAs MESFETs FABRICATED USING SIDEWALL-ASSISTED SELF-ALIGNMENT TECHNOLOGY (SWAT). In Conference on Solid State Devices and Materials (pp. 405-408). Tokyo, Jpn: Japan Soc of Applied Physics.

HIGH TRANSCONDUCTANCE GaAs MESFETs FABRICATED USING SIDEWALL-ASSISTED SELF-ALIGNMENT TECHNOLOGY (SWAT). / Ueno, K.; Furutsuka, T.; Kanamori, M.; Higashisaka, A.

Conference on Solid State Devices and Materials. Tokyo, Jpn : Japan Soc of Applied Physics, 1985. p. 405-408.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ueno, K, Furutsuka, T, Kanamori, M & Higashisaka, A 1985, HIGH TRANSCONDUCTANCE GaAs MESFETs FABRICATED USING SIDEWALL-ASSISTED SELF-ALIGNMENT TECHNOLOGY (SWAT). in Conference on Solid State Devices and Materials. Japan Soc of Applied Physics, Tokyo, Jpn, pp. 405-408.
Ueno K, Furutsuka T, Kanamori M, Higashisaka A. HIGH TRANSCONDUCTANCE GaAs MESFETs FABRICATED USING SIDEWALL-ASSISTED SELF-ALIGNMENT TECHNOLOGY (SWAT). In Conference on Solid State Devices and Materials. Tokyo, Jpn: Japan Soc of Applied Physics. 1985. p. 405-408
Ueno, K. ; Furutsuka, T. ; Kanamori, M. ; Higashisaka, A. / HIGH TRANSCONDUCTANCE GaAs MESFETs FABRICATED USING SIDEWALL-ASSISTED SELF-ALIGNMENT TECHNOLOGY (SWAT). Conference on Solid State Devices and Materials. Tokyo, Jpn : Japan Soc of Applied Physics, 1985. pp. 405-408
@inproceedings{770fbce5823b4607a29e730c48e71477,
title = "HIGH TRANSCONDUCTANCE GaAs MESFETs FABRICATED USING SIDEWALL-ASSISTED SELF-ALIGNMENT TECHNOLOGY (SWAT).",
abstract = "A high transconductance of 602 mS/mm has been obtained in 0. 3 micrometer-long gate GaAs MESFETs using a combined sidewall-assisted self-alignment technology and WSi//x gate n** plus selective ion implantation technology. The gate orientation effect for the fabricated FET is enhanced by lateral diffusion of implanted n** plus impurities to the channel region. 25-stage ring oscillators with an E/D DCFL configuration were also fabricated using 0. 7 micrometer-long gate FETs. The minimum propagation delay time of 16 ps/gate was observed.",
author = "K. Ueno and T. Furutsuka and M. Kanamori and A. Higashisaka",
year = "1985",
language = "English",
isbn = "4930813107",
pages = "405--408",
booktitle = "Conference on Solid State Devices and Materials",
publisher = "Japan Soc of Applied Physics",

}

TY - GEN

T1 - HIGH TRANSCONDUCTANCE GaAs MESFETs FABRICATED USING SIDEWALL-ASSISTED SELF-ALIGNMENT TECHNOLOGY (SWAT).

AU - Ueno, K.

AU - Furutsuka, T.

AU - Kanamori, M.

AU - Higashisaka, A.

PY - 1985

Y1 - 1985

N2 - A high transconductance of 602 mS/mm has been obtained in 0. 3 micrometer-long gate GaAs MESFETs using a combined sidewall-assisted self-alignment technology and WSi//x gate n** plus selective ion implantation technology. The gate orientation effect for the fabricated FET is enhanced by lateral diffusion of implanted n** plus impurities to the channel region. 25-stage ring oscillators with an E/D DCFL configuration were also fabricated using 0. 7 micrometer-long gate FETs. The minimum propagation delay time of 16 ps/gate was observed.

AB - A high transconductance of 602 mS/mm has been obtained in 0. 3 micrometer-long gate GaAs MESFETs using a combined sidewall-assisted self-alignment technology and WSi//x gate n** plus selective ion implantation technology. The gate orientation effect for the fabricated FET is enhanced by lateral diffusion of implanted n** plus impurities to the channel region. 25-stage ring oscillators with an E/D DCFL configuration were also fabricated using 0. 7 micrometer-long gate FETs. The minimum propagation delay time of 16 ps/gate was observed.

UR - http://www.scopus.com/inward/record.url?scp=0022246983&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0022246983&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0022246983

SN - 4930813107

SP - 405

EP - 408

BT - Conference on Solid State Devices and Materials

PB - Japan Soc of Applied Physics

CY - Tokyo, Jpn

ER -