Highly integrated three-dimensional MMIC technology applied to novel masterslice GaAs- and Si-MMIC's

Tsuneo Tokumitsu, Makoto Hirano, Kimiyoshi Yamasaki, Chikara Yamaguchi, Kenjiro Nishikawa, Masayoshi Aikawa

Research output: Contribution to journalArticle

31 Citations (Scopus)

Abstract

A novel three-dimensional (3-D) masterslice monolithic microwave integrated circuit (MMIC) is presented that significantly reduces turnaround time and cost for multifunction MMIC production. This MMIC incorporates an artificial ground metal for effective selection of master array elements on the wafer surface, resulting in various MMIC implementations on a master-arrayed footprint in association with thin polyimide and metal layers over it. Additionally, the 3-D miniature circuit components of less than 0.4 mm 2 in size provide a very high integration level. To clearly show the advantages, a 20-GHz-band receiver MMIC was implemented on a master array with 6 × 3 array units including a total of 36 MESFET's in a 1.78 × 1.78 mm area. Details of the miniature circuit components and the design, closely related to the fabrication process, are also presented. The receiver MMIC exhibited a 19-dB conversion gain with an associated 6.5-dB noise figure from 17 to 24 GHz and an integration level four times higher than conventional planar MMIC's. This technology promises about a 90% cost reduction for MMIC because it can be similarly applied to large-scale Si wafers with the aid of an artificial ground.

Original languageEnglish
Pages (from-to)1334-1340
Number of pages7
JournalIEEE Journal of Solid-State Circuits
Volume32
Issue number9
DOIs
Publication statusPublished - 1997 Sep
Externally publishedYes

Fingerprint

Monolithic microwave integrated circuits
Turnaround time
Networks (circuits)
Noise figure
Cost reduction
Metals
Polyimides
Chemical elements
Fabrication

Keywords

  • GaAs
  • Masterslice
  • MMIC
  • Polyimide
  • Receiver
  • Si
  • Three-dimensional

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Tokumitsu, T., Hirano, M., Yamasaki, K., Yamaguchi, C., Nishikawa, K., & Aikawa, M. (1997). Highly integrated three-dimensional MMIC technology applied to novel masterslice GaAs- and Si-MMIC's. IEEE Journal of Solid-State Circuits, 32(9), 1334-1340. https://doi.org/10.1109/4.628736

Highly integrated three-dimensional MMIC technology applied to novel masterslice GaAs- and Si-MMIC's. / Tokumitsu, Tsuneo; Hirano, Makoto; Yamasaki, Kimiyoshi; Yamaguchi, Chikara; Nishikawa, Kenjiro; Aikawa, Masayoshi.

In: IEEE Journal of Solid-State Circuits, Vol. 32, No. 9, 09.1997, p. 1334-1340.

Research output: Contribution to journalArticle

Tokumitsu, T, Hirano, M, Yamasaki, K, Yamaguchi, C, Nishikawa, K & Aikawa, M 1997, 'Highly integrated three-dimensional MMIC technology applied to novel masterslice GaAs- and Si-MMIC's', IEEE Journal of Solid-State Circuits, vol. 32, no. 9, pp. 1334-1340. https://doi.org/10.1109/4.628736
Tokumitsu, Tsuneo ; Hirano, Makoto ; Yamasaki, Kimiyoshi ; Yamaguchi, Chikara ; Nishikawa, Kenjiro ; Aikawa, Masayoshi. / Highly integrated three-dimensional MMIC technology applied to novel masterslice GaAs- and Si-MMIC's. In: IEEE Journal of Solid-State Circuits. 1997 ; Vol. 32, No. 9. pp. 1334-1340.
@article{4aa78cc0c1ac4b1592f7524470b4e05d,
title = "Highly integrated three-dimensional MMIC technology applied to novel masterslice GaAs- and Si-MMIC's",
abstract = "A novel three-dimensional (3-D) masterslice monolithic microwave integrated circuit (MMIC) is presented that significantly reduces turnaround time and cost for multifunction MMIC production. This MMIC incorporates an artificial ground metal for effective selection of master array elements on the wafer surface, resulting in various MMIC implementations on a master-arrayed footprint in association with thin polyimide and metal layers over it. Additionally, the 3-D miniature circuit components of less than 0.4 mm 2 in size provide a very high integration level. To clearly show the advantages, a 20-GHz-band receiver MMIC was implemented on a master array with 6 × 3 array units including a total of 36 MESFET's in a 1.78 × 1.78 mm area. Details of the miniature circuit components and the design, closely related to the fabrication process, are also presented. The receiver MMIC exhibited a 19-dB conversion gain with an associated 6.5-dB noise figure from 17 to 24 GHz and an integration level four times higher than conventional planar MMIC's. This technology promises about a 90{\%} cost reduction for MMIC because it can be similarly applied to large-scale Si wafers with the aid of an artificial ground.",
keywords = "GaAs, Masterslice, MMIC, Polyimide, Receiver, Si, Three-dimensional",
author = "Tsuneo Tokumitsu and Makoto Hirano and Kimiyoshi Yamasaki and Chikara Yamaguchi and Kenjiro Nishikawa and Masayoshi Aikawa",
year = "1997",
month = "9",
doi = "10.1109/4.628736",
language = "English",
volume = "32",
pages = "1334--1340",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "9",

}

TY - JOUR

T1 - Highly integrated three-dimensional MMIC technology applied to novel masterslice GaAs- and Si-MMIC's

AU - Tokumitsu, Tsuneo

AU - Hirano, Makoto

AU - Yamasaki, Kimiyoshi

AU - Yamaguchi, Chikara

AU - Nishikawa, Kenjiro

AU - Aikawa, Masayoshi

PY - 1997/9

Y1 - 1997/9

N2 - A novel three-dimensional (3-D) masterslice monolithic microwave integrated circuit (MMIC) is presented that significantly reduces turnaround time and cost for multifunction MMIC production. This MMIC incorporates an artificial ground metal for effective selection of master array elements on the wafer surface, resulting in various MMIC implementations on a master-arrayed footprint in association with thin polyimide and metal layers over it. Additionally, the 3-D miniature circuit components of less than 0.4 mm 2 in size provide a very high integration level. To clearly show the advantages, a 20-GHz-band receiver MMIC was implemented on a master array with 6 × 3 array units including a total of 36 MESFET's in a 1.78 × 1.78 mm area. Details of the miniature circuit components and the design, closely related to the fabrication process, are also presented. The receiver MMIC exhibited a 19-dB conversion gain with an associated 6.5-dB noise figure from 17 to 24 GHz and an integration level four times higher than conventional planar MMIC's. This technology promises about a 90% cost reduction for MMIC because it can be similarly applied to large-scale Si wafers with the aid of an artificial ground.

AB - A novel three-dimensional (3-D) masterslice monolithic microwave integrated circuit (MMIC) is presented that significantly reduces turnaround time and cost for multifunction MMIC production. This MMIC incorporates an artificial ground metal for effective selection of master array elements on the wafer surface, resulting in various MMIC implementations on a master-arrayed footprint in association with thin polyimide and metal layers over it. Additionally, the 3-D miniature circuit components of less than 0.4 mm 2 in size provide a very high integration level. To clearly show the advantages, a 20-GHz-band receiver MMIC was implemented on a master array with 6 × 3 array units including a total of 36 MESFET's in a 1.78 × 1.78 mm area. Details of the miniature circuit components and the design, closely related to the fabrication process, are also presented. The receiver MMIC exhibited a 19-dB conversion gain with an associated 6.5-dB noise figure from 17 to 24 GHz and an integration level four times higher than conventional planar MMIC's. This technology promises about a 90% cost reduction for MMIC because it can be similarly applied to large-scale Si wafers with the aid of an artificial ground.

KW - GaAs

KW - Masterslice

KW - MMIC

KW - Polyimide

KW - Receiver

KW - Si

KW - Three-dimensional

UR - http://www.scopus.com/inward/record.url?scp=0031237392&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0031237392&partnerID=8YFLogxK

U2 - 10.1109/4.628736

DO - 10.1109/4.628736

M3 - Article

AN - SCOPUS:0031237392

VL - 32

SP - 1334

EP - 1340

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 9

ER -