Hybrid design of dual Vth and power gating to reduce leakage power under Vth variations

Toshiaki Shirai, Kimiyoshi Usami

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

Increase in leakage power and Vth variation is a critical concern in leading-edge CMOS technology. Traditional dual Vth design with the worst corner model becomes difficult to achieve for low leakage because delay variation of high Vth cell is increased significantly by Vth variation. In this paper, we demonstrated that a power gated cell is more tolerant in delay variation than high Vth cell in 45nm technology. We propose hybrid design technique to use power gated cells in the dual Vth circuit to reduce standby leakage without causing performance degradation. Also, we developed an optimization methodology based on simulated annealing. The proposed technique was applied to ISCAS'85 benchmark circuits. Standby leakage power was reduced by 44% on average over the conventional dual Vth design.

Original languageEnglish
Title of host publication2008 International SoC Design Conference, ISOCC 2008
PagesI310-I313
DOIs
Publication statusPublished - 2008 Dec 1
Event2008 International SoC Design Conference, ISOCC 2008 - Busan, Korea, Republic of
Duration: 2008 Nov 242008 Nov 25

Publication series

Name2008 International SoC Design Conference, ISOCC 2008
Volume1

Conference

Conference2008 International SoC Design Conference, ISOCC 2008
CountryKorea, Republic of
CityBusan
Period08/11/2408/11/25

Keywords

  • Dual Vth
  • Leakage current
  • Low power
  • MTCMOS
  • Power gating
  • Vth variation

ASJC Scopus subject areas

  • Hardware and Architecture
  • Software

Fingerprint Dive into the research topics of 'Hybrid design of dual Vth and power gating to reduce leakage power under Vth variations'. Together they form a unique fingerprint.

  • Cite this

    Shirai, T., & Usami, K. (2008). Hybrid design of dual Vth and power gating to reduce leakage power under Vth variations. In 2008 International SoC Design Conference, ISOCC 2008 (pp. I310-I313). [4815634] (2008 International SoC Design Conference, ISOCC 2008; Vol. 1). https://doi.org/10.1109/SOCDC.2008.4815634