Leakage power Reduction for coarse grained dynamically reconfigurable processor arrays with fine grained power Gating technique

Yoshiki Saito, Tomoaki Shirai, Takuro Nakamura, Takashi Nishimura, Yohei Hasegawa, Satoshi Tsutsumi, Toshihiro Kashima, Mitsutaka Nakata, Seidai Takeda, Kimiyoshi Usami, Hideharu Amano

Research output: Chapter in Book/Report/Conference proceedingConference contribution

15 Citations (Scopus)

Fingerprint

Dive into the research topics of 'Leakage power Reduction for coarse grained dynamically reconfigurable processor arrays with fine grained power Gating technique'. Together they form a unique fingerprint.

Engineering & Materials Science