Low-power and high-quality signal transmission baseband LSIC for personal communications

Kiyoshi Kobayashi; Shuji Kubota; Kiyoshi Enomoto; Kazuhiko Seki; Katsuhiko Kawazoe; Tetsu Sakata; Yoichi Matsumoto; Takeshi Hattori

doi:10.1109/92.736142

Low-power and high-quality signal transmission baseband LSIC for personal communications

Kiyoshi Kobayashi, Shuji Kubota, Kiyoshi Enomoto, Kazuhiko Seki, Katsuhiko Kawazoe, Tetsu Sakata, Yoichi Matsumoto, Takeshi Hattori

Research output: Contribution to journal › Article › peer-review

Abstract

This paper presents a very low power consumption one-chip baseband large-scale integrated circuit (LSIC) for personal communication terminals. It comprises a π/4-shift QPSK modem, an adaptive differential pulse code modulation (ADPCM) codec, a time division multiple access time division duplex (TDMA-TDD) controller and a link access procedure for a digital cordless (LAPDC: Layer-2 protocol) controller. The developed LSIC meets all the specifications of the personal handy-phone system (PHS) standard. By employing a novel coherent demodulator and an ADPCM codec with a click noise suppressor, a higher-quality voice transmission has been achieved in a fading environment. In addition, it has 64-kb/s data transmission capability to achieve wireless multimedia services based on PHS. Moreover, the novel circuit configurations of the modem, the ADPCM codec, the TDMA-TDD controller, and the LAPDC controller achieve significant power reduction of the baseband circuits (57.4 mW) of personal communication terminals. It enables very low power consumption wireless multimedia terminals to be achieved based on the PHS common air interface.

Original language	English
Pages (from-to)	687-696
Number of pages	10
Journal	IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume	6
Issue number	4
DOIs	https://doi.org/10.1109/92.736142
Publication status	Published - 1998
Externally published	Yes

Keywords

Adaptive differential pulse code modulation (ADPCM) codec
Demodulator
Modulator
Personal communication
Personal handyphone system (PHS)
Protocol controller
Time division multiple access time division duplex (TDMA-TDD) controller

ASJC Scopus subject areas

Software
Hardware and Architecture
Electrical and Electronic Engineering

Access to Document

10.1109/92.736142

Fingerprint Dive into the research topics of 'Low-power and high-quality signal transmission baseband LSIC for personal communications'. Together they form a unique fingerprint.

Cite this

Low-power and high-quality signal transmission baseband LSIC for personal communications. / Kobayashi, Kiyoshi; Kubota, Shuji; Enomoto, Kiyoshi; Seki, Kazuhiko; Kawazoe, Katsuhiko; Sakata, Tetsu; Matsumoto, Yoichi; Hattori, Takeshi.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 6, No. 4, 1998, p. 687-696.

Research output: Contribution to journal › Article › peer-review

@article{a365396e54d54b5f904a0634bbae77a7,

title = "Low-power and high-quality signal transmission baseband LSIC for personal communications",

abstract = "This paper presents a very low power consumption one-chip baseband large-scale integrated circuit (LSIC) for personal communication terminals. It comprises a π/4-shift QPSK modem, an adaptive differential pulse code modulation (ADPCM) codec, a time division multiple access time division duplex (TDMA-TDD) controller and a link access procedure for a digital cordless (LAPDC: Layer-2 protocol) controller. The developed LSIC meets all the specifications of the personal handy-phone system (PHS) standard. By employing a novel coherent demodulator and an ADPCM codec with a click noise suppressor, a higher-quality voice transmission has been achieved in a fading environment. In addition, it has 64-kb/s data transmission capability to achieve wireless multimedia services based on PHS. Moreover, the novel circuit configurations of the modem, the ADPCM codec, the TDMA-TDD controller, and the LAPDC controller achieve significant power reduction of the baseband circuits (57.4 mW) of personal communication terminals. It enables very low power consumption wireless multimedia terminals to be achieved based on the PHS common air interface.",

keywords = "Adaptive differential pulse code modulation (ADPCM) codec, Demodulator, Modulator, Personal communication, Personal handyphone system (PHS), Protocol controller, Time division multiple access time division duplex (TDMA-TDD) controller",

author = "Kiyoshi Kobayashi and Shuji Kubota and Kiyoshi Enomoto and Kazuhiko Seki and Katsuhiko Kawazoe and Tetsu Sakata and Yoichi Matsumoto and Takeshi Hattori",

year = "1998",

doi = "10.1109/92.736142",

language = "English",

volume = "6",

pages = "687--696",

journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",

issn = "1063-8210",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "4",

}

TY - JOUR

T1 - Low-power and high-quality signal transmission baseband LSIC for personal communications

AU - Kobayashi, Kiyoshi

AU - Kubota, Shuji

AU - Enomoto, Kiyoshi

AU - Seki, Kazuhiko

AU - Kawazoe, Katsuhiko

AU - Sakata, Tetsu

AU - Matsumoto, Yoichi

AU - Hattori, Takeshi

PY - 1998

Y1 - 1998

N2 - This paper presents a very low power consumption one-chip baseband large-scale integrated circuit (LSIC) for personal communication terminals. It comprises a π/4-shift QPSK modem, an adaptive differential pulse code modulation (ADPCM) codec, a time division multiple access time division duplex (TDMA-TDD) controller and a link access procedure for a digital cordless (LAPDC: Layer-2 protocol) controller. The developed LSIC meets all the specifications of the personal handy-phone system (PHS) standard. By employing a novel coherent demodulator and an ADPCM codec with a click noise suppressor, a higher-quality voice transmission has been achieved in a fading environment. In addition, it has 64-kb/s data transmission capability to achieve wireless multimedia services based on PHS. Moreover, the novel circuit configurations of the modem, the ADPCM codec, the TDMA-TDD controller, and the LAPDC controller achieve significant power reduction of the baseband circuits (57.4 mW) of personal communication terminals. It enables very low power consumption wireless multimedia terminals to be achieved based on the PHS common air interface.

AB - This paper presents a very low power consumption one-chip baseband large-scale integrated circuit (LSIC) for personal communication terminals. It comprises a π/4-shift QPSK modem, an adaptive differential pulse code modulation (ADPCM) codec, a time division multiple access time division duplex (TDMA-TDD) controller and a link access procedure for a digital cordless (LAPDC: Layer-2 protocol) controller. The developed LSIC meets all the specifications of the personal handy-phone system (PHS) standard. By employing a novel coherent demodulator and an ADPCM codec with a click noise suppressor, a higher-quality voice transmission has been achieved in a fading environment. In addition, it has 64-kb/s data transmission capability to achieve wireless multimedia services based on PHS. Moreover, the novel circuit configurations of the modem, the ADPCM codec, the TDMA-TDD controller, and the LAPDC controller achieve significant power reduction of the baseband circuits (57.4 mW) of personal communication terminals. It enables very low power consumption wireless multimedia terminals to be achieved based on the PHS common air interface.

KW - Adaptive differential pulse code modulation (ADPCM) codec

KW - Demodulator

KW - Modulator

KW - Personal communication

KW - Personal handyphone system (PHS)

KW - Protocol controller

KW - Time division multiple access time division duplex (TDMA-TDD) controller

UR - http://www.scopus.com/inward/record.url?scp=0032297224&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032297224&partnerID=8YFLogxK

U2 - 10.1109/92.736142

DO - 10.1109/92.736142

M3 - Article

AN - SCOPUS:0032297224

VL - 6

SP - 687

EP - 696

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 4

ER -