Low power consumption 16

1 MUX/DMUX for the STM-16 transmission systems based on DMT DCFL circuits

Masahiro Fujii, Masotoshi Tokushima, Masaoki Ishikawa, Muneo Fukaishi, Tadashi Maeda, Hikaru Hida, Yasuo Ohno, Isamu Takano

Research output: Chapter in Book/Report/Conference proceedingChapter

1 Citation (Scopus)

Abstract

16:1 Multiplexer (MUX) and Demultiplexer (DMUX) for the STM-16 transmission system are designed by standard cell method using automatic layout CAD system, and fabricated using the developed 0.5 μm gate self-aligned process technology. The total numbers of the logic gates for MUX and DMUX are about 700 and 800, respectively. To realize high-speed operation with low power consumption and large noise margin tolerance, direct-coupled FET logic circuits are employed, which are based on author's proposed i-AlGaAs/n-GaAs Doped-channel hereto-MISFETs (DMTs). Fully functional operations are confirmed in a temperature range from 20 °C up to 75 °C with ±10% margin of supply voltage at -2 V and the ECL output levels. Obtained maximum speed is 1.4 Gbps for MUX and 1.1 Gbps for DMUX. Power consumption is 0.6 W and 0.9 W, respectively, which are about one third of those for LSIs reported so far. In addition, authors probe into the main causes of lower operation speed through high-speed direct probing measurements and simulations, and it is concluded that the expected operation speed of more than 2.5 Gbps can be achieved by minor changes in mask layout design.

Original languageEnglish
Title of host publicationNEC Research and Development
Pages313-323
Number of pages11
Volume33
Edition3
Publication statusPublished - 1992 Jul
Externally publishedYes

Fingerprint

Electric power utilization
Networks (circuits)
Emitter coupled logic circuits
Logic gates
Logic circuits
Field effect transistors
Masks
Computer aided design
Electric potential
Temperature

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Fujii, M., Tokushima, M., Ishikawa, M., Fukaishi, M., Maeda, T., Hida, H., ... Takano, I. (1992). Low power consumption 16: 1 MUX/DMUX for the STM-16 transmission systems based on DMT DCFL circuits. In NEC Research and Development (3 ed., Vol. 33, pp. 313-323)

Low power consumption 16 : 1 MUX/DMUX for the STM-16 transmission systems based on DMT DCFL circuits. / Fujii, Masahiro; Tokushima, Masotoshi; Ishikawa, Masaoki; Fukaishi, Muneo; Maeda, Tadashi; Hida, Hikaru; Ohno, Yasuo; Takano, Isamu.

NEC Research and Development. Vol. 33 3. ed. 1992. p. 313-323.

Research output: Chapter in Book/Report/Conference proceedingChapter

Fujii, M, Tokushima, M, Ishikawa, M, Fukaishi, M, Maeda, T, Hida, H, Ohno, Y & Takano, I 1992, Low power consumption 16: 1 MUX/DMUX for the STM-16 transmission systems based on DMT DCFL circuits. in NEC Research and Development. 3 edn, vol. 33, pp. 313-323.
Fujii M, Tokushima M, Ishikawa M, Fukaishi M, Maeda T, Hida H et al. Low power consumption 16: 1 MUX/DMUX for the STM-16 transmission systems based on DMT DCFL circuits. In NEC Research and Development. 3 ed. Vol. 33. 1992. p. 313-323
Fujii, Masahiro ; Tokushima, Masotoshi ; Ishikawa, Masaoki ; Fukaishi, Muneo ; Maeda, Tadashi ; Hida, Hikaru ; Ohno, Yasuo ; Takano, Isamu. / Low power consumption 16 : 1 MUX/DMUX for the STM-16 transmission systems based on DMT DCFL circuits. NEC Research and Development. Vol. 33 3. ed. 1992. pp. 313-323
@inbook{3c59a7ed070f4f9b9413508171d78d8f,
title = "Low power consumption 16: 1 MUX/DMUX for the STM-16 transmission systems based on DMT DCFL circuits",
abstract = "16:1 Multiplexer (MUX) and Demultiplexer (DMUX) for the STM-16 transmission system are designed by standard cell method using automatic layout CAD system, and fabricated using the developed 0.5 μm gate self-aligned process technology. The total numbers of the logic gates for MUX and DMUX are about 700 and 800, respectively. To realize high-speed operation with low power consumption and large noise margin tolerance, direct-coupled FET logic circuits are employed, which are based on author's proposed i-AlGaAs/n-GaAs Doped-channel hereto-MISFETs (DMTs). Fully functional operations are confirmed in a temperature range from 20 °C up to 75 °C with ±10{\%} margin of supply voltage at -2 V and the ECL output levels. Obtained maximum speed is 1.4 Gbps for MUX and 1.1 Gbps for DMUX. Power consumption is 0.6 W and 0.9 W, respectively, which are about one third of those for LSIs reported so far. In addition, authors probe into the main causes of lower operation speed through high-speed direct probing measurements and simulations, and it is concluded that the expected operation speed of more than 2.5 Gbps can be achieved by minor changes in mask layout design.",
author = "Masahiro Fujii and Masotoshi Tokushima and Masaoki Ishikawa and Muneo Fukaishi and Tadashi Maeda and Hikaru Hida and Yasuo Ohno and Isamu Takano",
year = "1992",
month = "7",
language = "English",
volume = "33",
pages = "313--323",
booktitle = "NEC Research and Development",
edition = "3",

}

TY - CHAP

T1 - Low power consumption 16

T2 - 1 MUX/DMUX for the STM-16 transmission systems based on DMT DCFL circuits

AU - Fujii, Masahiro

AU - Tokushima, Masotoshi

AU - Ishikawa, Masaoki

AU - Fukaishi, Muneo

AU - Maeda, Tadashi

AU - Hida, Hikaru

AU - Ohno, Yasuo

AU - Takano, Isamu

PY - 1992/7

Y1 - 1992/7

N2 - 16:1 Multiplexer (MUX) and Demultiplexer (DMUX) for the STM-16 transmission system are designed by standard cell method using automatic layout CAD system, and fabricated using the developed 0.5 μm gate self-aligned process technology. The total numbers of the logic gates for MUX and DMUX are about 700 and 800, respectively. To realize high-speed operation with low power consumption and large noise margin tolerance, direct-coupled FET logic circuits are employed, which are based on author's proposed i-AlGaAs/n-GaAs Doped-channel hereto-MISFETs (DMTs). Fully functional operations are confirmed in a temperature range from 20 °C up to 75 °C with ±10% margin of supply voltage at -2 V and the ECL output levels. Obtained maximum speed is 1.4 Gbps for MUX and 1.1 Gbps for DMUX. Power consumption is 0.6 W and 0.9 W, respectively, which are about one third of those for LSIs reported so far. In addition, authors probe into the main causes of lower operation speed through high-speed direct probing measurements and simulations, and it is concluded that the expected operation speed of more than 2.5 Gbps can be achieved by minor changes in mask layout design.

AB - 16:1 Multiplexer (MUX) and Demultiplexer (DMUX) for the STM-16 transmission system are designed by standard cell method using automatic layout CAD system, and fabricated using the developed 0.5 μm gate self-aligned process technology. The total numbers of the logic gates for MUX and DMUX are about 700 and 800, respectively. To realize high-speed operation with low power consumption and large noise margin tolerance, direct-coupled FET logic circuits are employed, which are based on author's proposed i-AlGaAs/n-GaAs Doped-channel hereto-MISFETs (DMTs). Fully functional operations are confirmed in a temperature range from 20 °C up to 75 °C with ±10% margin of supply voltage at -2 V and the ECL output levels. Obtained maximum speed is 1.4 Gbps for MUX and 1.1 Gbps for DMUX. Power consumption is 0.6 W and 0.9 W, respectively, which are about one third of those for LSIs reported so far. In addition, authors probe into the main causes of lower operation speed through high-speed direct probing measurements and simulations, and it is concluded that the expected operation speed of more than 2.5 Gbps can be achieved by minor changes in mask layout design.

UR - http://www.scopus.com/inward/record.url?scp=0026891713&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0026891713&partnerID=8YFLogxK

M3 - Chapter

VL - 33

SP - 313

EP - 323

BT - NEC Research and Development

ER -