LSI implementation scheme for general-purpose high-speed and coding rate viterbi decoder LSI

Shuzo Kato, Shuji Kubota, Kouichi Ohtani, Tsunehachi Ishitani, Norio Miyahara

Research output: Contribution to journalArticle

Abstract

This paper discusses the selection of the optimal device for LSI implementation of Viterbi decoder. The relation between the available number of gates and the performance of the decoder is described. A method of reducing the number of gates for low- and high-speed LSI decoders, as well as their major performance, is described. The developed LSI operates at the frequency of 25 MHz or higher. It is applicable generally to the error correction with (N - 1)/N coding rate. Compared with the Viterbi decoder using the same kind of LSI, the proposed LSI minimizes the number of chips and improves the speed by a factor of 1.5.

Original languageEnglish
Pages (from-to)22-32
Number of pages11
JournalElectronics and Communications in Japan, Part III: Fundamental Electronic Science (English translation of Denshi Tsushin Gakkai Ronbunshi)
Volume73
Issue number2
Publication statusPublished - 1990 Feb
Externally publishedYes

Fingerprint

Error correction

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

LSI implementation scheme for general-purpose high-speed and coding rate viterbi decoder LSI. / Kato, Shuzo; Kubota, Shuji; Ohtani, Kouichi; Ishitani, Tsunehachi; Miyahara, Norio.

In: Electronics and Communications in Japan, Part III: Fundamental Electronic Science (English translation of Denshi Tsushin Gakkai Ronbunshi), Vol. 73, No. 2, 02.1990, p. 22-32.

Research output: Contribution to journalArticle

@article{618ce2ea85444c319535bcacdf4028a1,
title = "LSI implementation scheme for general-purpose high-speed and coding rate viterbi decoder LSI",
abstract = "This paper discusses the selection of the optimal device for LSI implementation of Viterbi decoder. The relation between the available number of gates and the performance of the decoder is described. A method of reducing the number of gates for low- and high-speed LSI decoders, as well as their major performance, is described. The developed LSI operates at the frequency of 25 MHz or higher. It is applicable generally to the error correction with (N - 1)/N coding rate. Compared with the Viterbi decoder using the same kind of LSI, the proposed LSI minimizes the number of chips and improves the speed by a factor of 1.5.",
author = "Shuzo Kato and Shuji Kubota and Kouichi Ohtani and Tsunehachi Ishitani and Norio Miyahara",
year = "1990",
month = "2",
language = "English",
volume = "73",
pages = "22--32",
journal = "Electronics and Communications in Japan, Part III: Fundamental Electronic Science (English translation of Denshi Tsushin Gakkai Ronbunshi)",
issn = "1042-0967",
publisher = "John Wiley and Sons Inc.",
number = "2",

}

TY - JOUR

T1 - LSI implementation scheme for general-purpose high-speed and coding rate viterbi decoder LSI

AU - Kato, Shuzo

AU - Kubota, Shuji

AU - Ohtani, Kouichi

AU - Ishitani, Tsunehachi

AU - Miyahara, Norio

PY - 1990/2

Y1 - 1990/2

N2 - This paper discusses the selection of the optimal device for LSI implementation of Viterbi decoder. The relation between the available number of gates and the performance of the decoder is described. A method of reducing the number of gates for low- and high-speed LSI decoders, as well as their major performance, is described. The developed LSI operates at the frequency of 25 MHz or higher. It is applicable generally to the error correction with (N - 1)/N coding rate. Compared with the Viterbi decoder using the same kind of LSI, the proposed LSI minimizes the number of chips and improves the speed by a factor of 1.5.

AB - This paper discusses the selection of the optimal device for LSI implementation of Viterbi decoder. The relation between the available number of gates and the performance of the decoder is described. A method of reducing the number of gates for low- and high-speed LSI decoders, as well as their major performance, is described. The developed LSI operates at the frequency of 25 MHz or higher. It is applicable generally to the error correction with (N - 1)/N coding rate. Compared with the Viterbi decoder using the same kind of LSI, the proposed LSI minimizes the number of chips and improves the speed by a factor of 1.5.

UR - http://www.scopus.com/inward/record.url?scp=0025386155&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0025386155&partnerID=8YFLogxK

M3 - Article

VL - 73

SP - 22

EP - 32

JO - Electronics and Communications in Japan, Part III: Fundamental Electronic Science (English translation of Denshi Tsushin Gakkai Ronbunshi)

JF - Electronics and Communications in Japan, Part III: Fundamental Electronic Science (English translation of Denshi Tsushin Gakkai Ronbunshi)

SN - 1042-0967

IS - 2

ER -