Minimization of Effective Inductance of Ground Plane and Experimental Simultaneous Switching Noise in a Multilayer VLSI Package,

Y.Hiruta Y.Hiruta, N.Hirano N.Hirano, T.Sudo T.Sudo, Toshio Sudo

Research output: Contribution to journalArticle

Original languageEnglish
JournalVLSI Packaging Workshop Japan
Publication statusPublished - 1992 Dec 1

Cite this