Numerical Simulation of GaAs MESFET's with a p-Buffer Layer on the Semi-Insulating Substrate Compensated by Deep Traps

Kazushige Horio, Yasuji Fuseya, Hiroyuki Kusuki, Hisayoshi Yanai

Research output: Contribution to journalArticle

11 Citations (Scopus)


Numerical simulation of GaAs MESFETs with a p-buffer layer on the semi-insulating substrate is performed in which impurity compensation by traps in the substrate is considered. It is shown that the use of a thicker p-buffer layer results in lower device current due to the formation of a steeper barrier at the channel-substrate interface. It is also shown that in a case with higher acceptor and trap densities in the substrate, the drain current becomes lower due to the decrease in the substrate current. This decrease in the substrate current occurs due to the formation of a negative space-charge layer in the substrate. It is concluded that using a thick p-buffer layer has the same effect as using a substrate with a high density of traps inasmuch as both of them lead to minimizing the short-channel effects in GaAs MESFET's.

Original languageEnglish
Pages (from-to)1371-1379
Number of pages9
JournalIEEE Transactions on Microwave Theory and Techniques
Issue number9
Publication statusPublished - 1989 Sep


ASJC Scopus subject areas

  • Radiation
  • Condensed Matter Physics
  • Electrical and Electronic Engineering

Cite this