Overview on low power SoC design technology

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Citations (Scopus)

Abstract

So far, low power design for SoC has mainly focused on techniques to reduce dynamic power and standby leakage power. In further scaled devices, design technology to reduce active leakage power at the operation mode becomes indispensable. This is because the share of leakage power in the total operation power continues to increase as the device gets scaled. This paper gives a brief overview on the conventional leakage reduction techniques and describes novel approaches to use run-time power gating for active leakage reduction.

Original languageEnglish
Title of host publicationProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
Pages634-636
Number of pages3
DOIs
Publication statusPublished - 2007
EventASP-DAC 2007 - Asia and South Pacific Design Automation Conference 2007 - Yokohama
Duration: 2007 Jan 232007 Jan 27

Other

OtherASP-DAC 2007 - Asia and South Pacific Design Automation Conference 2007
CityYokohama
Period07/1/2307/1/27

Fingerprint

System-on-chip

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Usami, K. (2007). Overview on low power SoC design technology. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC (pp. 634-636). [4196103] https://doi.org/10.1109/ASPDAC.2007.358057

Overview on low power SoC design technology. / Usami, Kimiyoshi.

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2007. p. 634-636 4196103.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Usami, K 2007, Overview on low power SoC design technology. in Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC., 4196103, pp. 634-636, ASP-DAC 2007 - Asia and South Pacific Design Automation Conference 2007, Yokohama, 07/1/23. https://doi.org/10.1109/ASPDAC.2007.358057
Usami K. Overview on low power SoC design technology. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2007. p. 634-636. 4196103 https://doi.org/10.1109/ASPDAC.2007.358057
Usami, Kimiyoshi. / Overview on low power SoC design technology. Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2007. pp. 634-636
@inproceedings{813483f4e3c445cfa124bb17008dde05,
title = "Overview on low power SoC design technology",
abstract = "So far, low power design for SoC has mainly focused on techniques to reduce dynamic power and standby leakage power. In further scaled devices, design technology to reduce active leakage power at the operation mode becomes indispensable. This is because the share of leakage power in the total operation power continues to increase as the device gets scaled. This paper gives a brief overview on the conventional leakage reduction techniques and describes novel approaches to use run-time power gating for active leakage reduction.",
author = "Kimiyoshi Usami",
year = "2007",
doi = "10.1109/ASPDAC.2007.358057",
language = "English",
isbn = "1424406293",
pages = "634--636",
booktitle = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

}

TY - GEN

T1 - Overview on low power SoC design technology

AU - Usami, Kimiyoshi

PY - 2007

Y1 - 2007

N2 - So far, low power design for SoC has mainly focused on techniques to reduce dynamic power and standby leakage power. In further scaled devices, design technology to reduce active leakage power at the operation mode becomes indispensable. This is because the share of leakage power in the total operation power continues to increase as the device gets scaled. This paper gives a brief overview on the conventional leakage reduction techniques and describes novel approaches to use run-time power gating for active leakage reduction.

AB - So far, low power design for SoC has mainly focused on techniques to reduce dynamic power and standby leakage power. In further scaled devices, design technology to reduce active leakage power at the operation mode becomes indispensable. This is because the share of leakage power in the total operation power continues to increase as the device gets scaled. This paper gives a brief overview on the conventional leakage reduction techniques and describes novel approaches to use run-time power gating for active leakage reduction.

UR - http://www.scopus.com/inward/record.url?scp=46649101112&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=46649101112&partnerID=8YFLogxK

U2 - 10.1109/ASPDAC.2007.358057

DO - 10.1109/ASPDAC.2007.358057

M3 - Conference contribution

AN - SCOPUS:46649101112

SN - 1424406293

SN - 9781424406296

SP - 634

EP - 636

BT - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

ER -