PACKAGING TECHNOLOGY FOR HIGH SPEED LOGIC DEVICES.

T. Sudo, A. Iida, K. Yoshihara, T. Miyagi, T. Saito

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Recent advances in high speed logic ICs have given rise to the need for a new concept in packaging technology. High speed devices such as GaAs digital ICs are expected to operate in high speed and relatively low power dissipation. The authors discuss internal gate-to-gate interconnection wiring energy and external chip-to-chip interconnection energy. GaAs digital ICs have high output impedance, so the high characteristic impedance of transmission lines on the packaging substrate would be advantageous in reducing chip-to-chip interconnection energy and preserving inherent chip speed. On the other hand, the crosstalk induced between adjacent lines becomes greater, so that the optimum condition of the interconnection structure on the packaging substrate will be determined as a tradeoff between the above two factors.

Original languageEnglish
Title of host publicationUnknown Host Publication Title
Place of PublicationNew York, NY, USA
PublisherIEEE
Pages160-164
Number of pages5
Publication statusPublished - 1984

Fingerprint

Logic devices
Packaging
Electric wiring
Substrates
Crosstalk
Electric lines
Energy dissipation

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Sudo, T., Iida, A., Yoshihara, K., Miyagi, T., & Saito, T. (1984). PACKAGING TECHNOLOGY FOR HIGH SPEED LOGIC DEVICES. In Unknown Host Publication Title (pp. 160-164). New York, NY, USA: IEEE.

PACKAGING TECHNOLOGY FOR HIGH SPEED LOGIC DEVICES. / Sudo, T.; Iida, A.; Yoshihara, K.; Miyagi, T.; Saito, T.

Unknown Host Publication Title. New York, NY, USA : IEEE, 1984. p. 160-164.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Sudo, T, Iida, A, Yoshihara, K, Miyagi, T & Saito, T 1984, PACKAGING TECHNOLOGY FOR HIGH SPEED LOGIC DEVICES. in Unknown Host Publication Title. IEEE, New York, NY, USA, pp. 160-164.
Sudo T, Iida A, Yoshihara K, Miyagi T, Saito T. PACKAGING TECHNOLOGY FOR HIGH SPEED LOGIC DEVICES. In Unknown Host Publication Title. New York, NY, USA: IEEE. 1984. p. 160-164
Sudo, T. ; Iida, A. ; Yoshihara, K. ; Miyagi, T. ; Saito, T. / PACKAGING TECHNOLOGY FOR HIGH SPEED LOGIC DEVICES. Unknown Host Publication Title. New York, NY, USA : IEEE, 1984. pp. 160-164
@inproceedings{09dbb2401e2b4239bc33d789adbd9961,
title = "PACKAGING TECHNOLOGY FOR HIGH SPEED LOGIC DEVICES.",
abstract = "Recent advances in high speed logic ICs have given rise to the need for a new concept in packaging technology. High speed devices such as GaAs digital ICs are expected to operate in high speed and relatively low power dissipation. The authors discuss internal gate-to-gate interconnection wiring energy and external chip-to-chip interconnection energy. GaAs digital ICs have high output impedance, so the high characteristic impedance of transmission lines on the packaging substrate would be advantageous in reducing chip-to-chip interconnection energy and preserving inherent chip speed. On the other hand, the crosstalk induced between adjacent lines becomes greater, so that the optimum condition of the interconnection structure on the packaging substrate will be determined as a tradeoff between the above two factors.",
author = "T. Sudo and A. Iida and K. Yoshihara and T. Miyagi and T. Saito",
year = "1984",
language = "English",
pages = "160--164",
booktitle = "Unknown Host Publication Title",
publisher = "IEEE",

}

TY - GEN

T1 - PACKAGING TECHNOLOGY FOR HIGH SPEED LOGIC DEVICES.

AU - Sudo, T.

AU - Iida, A.

AU - Yoshihara, K.

AU - Miyagi, T.

AU - Saito, T.

PY - 1984

Y1 - 1984

N2 - Recent advances in high speed logic ICs have given rise to the need for a new concept in packaging technology. High speed devices such as GaAs digital ICs are expected to operate in high speed and relatively low power dissipation. The authors discuss internal gate-to-gate interconnection wiring energy and external chip-to-chip interconnection energy. GaAs digital ICs have high output impedance, so the high characteristic impedance of transmission lines on the packaging substrate would be advantageous in reducing chip-to-chip interconnection energy and preserving inherent chip speed. On the other hand, the crosstalk induced between adjacent lines becomes greater, so that the optimum condition of the interconnection structure on the packaging substrate will be determined as a tradeoff between the above two factors.

AB - Recent advances in high speed logic ICs have given rise to the need for a new concept in packaging technology. High speed devices such as GaAs digital ICs are expected to operate in high speed and relatively low power dissipation. The authors discuss internal gate-to-gate interconnection wiring energy and external chip-to-chip interconnection energy. GaAs digital ICs have high output impedance, so the high characteristic impedance of transmission lines on the packaging substrate would be advantageous in reducing chip-to-chip interconnection energy and preserving inherent chip speed. On the other hand, the crosstalk induced between adjacent lines becomes greater, so that the optimum condition of the interconnection structure on the packaging substrate will be determined as a tradeoff between the above two factors.

UR - http://www.scopus.com/inward/record.url?scp=0021558289&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0021558289&partnerID=8YFLogxK

M3 - Conference contribution

SP - 160

EP - 164

BT - Unknown Host Publication Title

PB - IEEE

CY - New York, NY, USA

ER -