Power Optimization Methodology for Ultralow Power Microcontroller With Silicon on Thin BOX MOSFET

Hayate Okuhara, Yu Fujita, Kimiyoshi Usami, Hideharu Amano

Research output: Contribution to journalArticle

9 Citations (Scopus)

Abstract

In this brief, a practical power optimization method that calculates the optimal power supply and body bias voltages, for a given target operational frequency and a temperature, is proposed and evaluated. The proposed optimization method is based upon a simple power model in which several coefficients for leakage power, switching power, temperature, and operational frequency are obtained from accurate real chip measurements. The calculated optimal-voltage settings by the proposed model can achieve minimum accuracies of 93.8%, 91.6%, and 79.5% for room-temperature, 50 °C, and 65 °C, respectively. Since the proposed methodology is based on well-known power formulas, it can be applied to the latest FD-SOI technologies.

Original languageEnglish
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
DOIs
Publication statusAccepted/In press - 2016 Dec 30

Fingerprint

Microcontrollers
Silicon
Bias voltage
Temperature
Electric potential

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

@article{41cd97a24ff14f64ae806e1f14e2de02,
title = "Power Optimization Methodology for Ultralow Power Microcontroller With Silicon on Thin BOX MOSFET",
abstract = "In this brief, a practical power optimization method that calculates the optimal power supply and body bias voltages, for a given target operational frequency and a temperature, is proposed and evaluated. The proposed optimization method is based upon a simple power model in which several coefficients for leakage power, switching power, temperature, and operational frequency are obtained from accurate real chip measurements. The calculated optimal-voltage settings by the proposed model can achieve minimum accuracies of 93.8{\%}, 91.6{\%}, and 79.5{\%} for room-temperature, 50 °C, and 65 °C, respectively. Since the proposed methodology is based on well-known power formulas, it can be applied to the latest FD-SOI technologies.",
author = "Hayate Okuhara and Yu Fujita and Kimiyoshi Usami and Hideharu Amano",
year = "2016",
month = "12",
day = "30",
doi = "10.1109/TVLSI.2016.2635675",
language = "English",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - Power Optimization Methodology for Ultralow Power Microcontroller With Silicon on Thin BOX MOSFET

AU - Okuhara, Hayate

AU - Fujita, Yu

AU - Usami, Kimiyoshi

AU - Amano, Hideharu

PY - 2016/12/30

Y1 - 2016/12/30

N2 - In this brief, a practical power optimization method that calculates the optimal power supply and body bias voltages, for a given target operational frequency and a temperature, is proposed and evaluated. The proposed optimization method is based upon a simple power model in which several coefficients for leakage power, switching power, temperature, and operational frequency are obtained from accurate real chip measurements. The calculated optimal-voltage settings by the proposed model can achieve minimum accuracies of 93.8%, 91.6%, and 79.5% for room-temperature, 50 °C, and 65 °C, respectively. Since the proposed methodology is based on well-known power formulas, it can be applied to the latest FD-SOI technologies.

AB - In this brief, a practical power optimization method that calculates the optimal power supply and body bias voltages, for a given target operational frequency and a temperature, is proposed and evaluated. The proposed optimization method is based upon a simple power model in which several coefficients for leakage power, switching power, temperature, and operational frequency are obtained from accurate real chip measurements. The calculated optimal-voltage settings by the proposed model can achieve minimum accuracies of 93.8%, 91.6%, and 79.5% for room-temperature, 50 °C, and 65 °C, respectively. Since the proposed methodology is based on well-known power formulas, it can be applied to the latest FD-SOI technologies.

UR - http://www.scopus.com/inward/record.url?scp=85008430484&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85008430484&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2016.2635675

DO - 10.1109/TVLSI.2016.2635675

M3 - Article

AN - SCOPUS:85008430484

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

ER -