Power Reduction Technique for Dynamic Reconfigurable Processors with Dynamic Assignment of Dual Supply Voltages

Y. Umahashi, Y. Kambayashi, M. Kato, Y. Hasegawa, H. Amano, K. Usami

Research output: Contribution to journalArticle

Original languageEnglish
Pages (from-to)213-216
JournalThe 23rd International Technical Conference on Circuits/Systems; Computers and Communications (ITC-CSCC'08)
Publication statusPublished - 2008 Jul 8

Cite this