Power supply noise suppression by optimizing on-die PDN impedance

Yoshinori Kobayashi, Ryota Kobayashi, Tatsuya Mido, Genki Kubo, Hiroki Otsuka, Hideyuki Fujii, Toshio Sudo

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Power integrity design has been becoming important in the advanced CMOS digital systems, because power supply noise induces logic instability and electromagnetic radiation. Especially, anti-resonance peaks in power distribution network (PDN) due to the chip-package interaction induce the unwanted power supply fluctuation, and result in large electromagnetic radiation. In this paper, effects of damping condition of the total PDN impedance on power supply noise have been studied by adding variable on-die RC circuit to the intrinsic on-die RC circuit in chip PDN. Two types of test chips were designed with different variable on-die PDN impedances. By varying the values of on-die RC circuit, the simulated waveforms of power supply noises for the two test chips have been changed from oscillatory region to damped regions.

Original languageEnglish
Title of host publication2012 2nd IEEE CPMT Symposium Japan, ICSJ 2012
DOIs
Publication statusPublished - 2012
Event2012 2nd IEEE CPMT Symposium Japan, ICSJ 2012 - Kyoto
Duration: 2012 Dec 102012 Dec 12

Other

Other2012 2nd IEEE CPMT Symposium Japan, ICSJ 2012
CityKyoto
Period12/12/1012/12/12

Fingerprint

Electric power distribution
Electromagnetic waves
Networks (circuits)
Electric power systems
Damping

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Kobayashi, Y., Kobayashi, R., Mido, T., Kubo, G., Otsuka, H., Fujii, H., & Sudo, T. (2012). Power supply noise suppression by optimizing on-die PDN impedance. In 2012 2nd IEEE CPMT Symposium Japan, ICSJ 2012 [6523443] https://doi.org/10.1109/ICSJ.2012.6523443

Power supply noise suppression by optimizing on-die PDN impedance. / Kobayashi, Yoshinori; Kobayashi, Ryota; Mido, Tatsuya; Kubo, Genki; Otsuka, Hiroki; Fujii, Hideyuki; Sudo, Toshio.

2012 2nd IEEE CPMT Symposium Japan, ICSJ 2012. 2012. 6523443.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kobayashi, Y, Kobayashi, R, Mido, T, Kubo, G, Otsuka, H, Fujii, H & Sudo, T 2012, Power supply noise suppression by optimizing on-die PDN impedance. in 2012 2nd IEEE CPMT Symposium Japan, ICSJ 2012., 6523443, 2012 2nd IEEE CPMT Symposium Japan, ICSJ 2012, Kyoto, 12/12/10. https://doi.org/10.1109/ICSJ.2012.6523443
Kobayashi Y, Kobayashi R, Mido T, Kubo G, Otsuka H, Fujii H et al. Power supply noise suppression by optimizing on-die PDN impedance. In 2012 2nd IEEE CPMT Symposium Japan, ICSJ 2012. 2012. 6523443 https://doi.org/10.1109/ICSJ.2012.6523443
Kobayashi, Yoshinori ; Kobayashi, Ryota ; Mido, Tatsuya ; Kubo, Genki ; Otsuka, Hiroki ; Fujii, Hideyuki ; Sudo, Toshio. / Power supply noise suppression by optimizing on-die PDN impedance. 2012 2nd IEEE CPMT Symposium Japan, ICSJ 2012. 2012.
@inproceedings{419dba36a20540fcb4c398a4908b2af7,
title = "Power supply noise suppression by optimizing on-die PDN impedance",
abstract = "Power integrity design has been becoming important in the advanced CMOS digital systems, because power supply noise induces logic instability and electromagnetic radiation. Especially, anti-resonance peaks in power distribution network (PDN) due to the chip-package interaction induce the unwanted power supply fluctuation, and result in large electromagnetic radiation. In this paper, effects of damping condition of the total PDN impedance on power supply noise have been studied by adding variable on-die RC circuit to the intrinsic on-die RC circuit in chip PDN. Two types of test chips were designed with different variable on-die PDN impedances. By varying the values of on-die RC circuit, the simulated waveforms of power supply noises for the two test chips have been changed from oscillatory region to damped regions.",
author = "Yoshinori Kobayashi and Ryota Kobayashi and Tatsuya Mido and Genki Kubo and Hiroki Otsuka and Hideyuki Fujii and Toshio Sudo",
year = "2012",
doi = "10.1109/ICSJ.2012.6523443",
language = "English",
isbn = "9781467326551",
booktitle = "2012 2nd IEEE CPMT Symposium Japan, ICSJ 2012",

}

TY - GEN

T1 - Power supply noise suppression by optimizing on-die PDN impedance

AU - Kobayashi, Yoshinori

AU - Kobayashi, Ryota

AU - Mido, Tatsuya

AU - Kubo, Genki

AU - Otsuka, Hiroki

AU - Fujii, Hideyuki

AU - Sudo, Toshio

PY - 2012

Y1 - 2012

N2 - Power integrity design has been becoming important in the advanced CMOS digital systems, because power supply noise induces logic instability and electromagnetic radiation. Especially, anti-resonance peaks in power distribution network (PDN) due to the chip-package interaction induce the unwanted power supply fluctuation, and result in large electromagnetic radiation. In this paper, effects of damping condition of the total PDN impedance on power supply noise have been studied by adding variable on-die RC circuit to the intrinsic on-die RC circuit in chip PDN. Two types of test chips were designed with different variable on-die PDN impedances. By varying the values of on-die RC circuit, the simulated waveforms of power supply noises for the two test chips have been changed from oscillatory region to damped regions.

AB - Power integrity design has been becoming important in the advanced CMOS digital systems, because power supply noise induces logic instability and electromagnetic radiation. Especially, anti-resonance peaks in power distribution network (PDN) due to the chip-package interaction induce the unwanted power supply fluctuation, and result in large electromagnetic radiation. In this paper, effects of damping condition of the total PDN impedance on power supply noise have been studied by adding variable on-die RC circuit to the intrinsic on-die RC circuit in chip PDN. Two types of test chips were designed with different variable on-die PDN impedances. By varying the values of on-die RC circuit, the simulated waveforms of power supply noises for the two test chips have been changed from oscillatory region to damped regions.

UR - http://www.scopus.com/inward/record.url?scp=84879750143&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84879750143&partnerID=8YFLogxK

U2 - 10.1109/ICSJ.2012.6523443

DO - 10.1109/ICSJ.2012.6523443

M3 - Conference contribution

AN - SCOPUS:84879750143

SN - 9781467326551

BT - 2012 2nd IEEE CPMT Symposium Japan, ICSJ 2012

ER -