Prediction of thermal fatigue life for encapsulated flip chip interconnection

Kazuhide Doi, Naohiko Hirano, Takashi Okada, Yoichi Hiruta, Toshio Sudo, Minoru Mukai

Research output: Contribution to journalArticle

34 Citations (Scopus)

Abstract

The thermal fatigue life of eutectic (Pb63Sn) solder bumps for encapsulated flip chip interconnections was investigated by a Temperature Cycling Test (TCT) using three types of substrates (FR-4, Al2O3, and AlN) and three kinds of encapsulants having different Young's modulus and CTE (Coefficient of Thermal Expansion, α). The bump height was changed from 20 to 80 μm in this test. The strain ranges in the solder bumps during TCT were characterized by FEM (Finite Element Method) simulation using two types of models. The whole flip chip structure model was used to analyze the deformation of the solder bumps and the unit bump model was used to analyze the plastic strain range distribution in the solder bumps. The relationship between Nf50 and the average strain range of the eutectic solder bumps could be represented by an equation based on the Coffin-Manson relation. The thermal fatigue life of the eutectic solder bumps for encapsulated flip chip interconnections was found to be proportional to the bump height and the Young's modulus of the encapsulant.

Original languageEnglish
Pages (from-to)231-236
Number of pages6
JournalInternational Journal of Microcircuits and Electronic Packaging
Volume19
Issue number3
Publication statusPublished - 1996 Sep

Fingerprint

Thermal fatigue
Soldering alloys
Fatigue of materials
Eutectics
Elastic moduli
Model structures
Thermal expansion
Plastic deformation
Finite element method
Temperature
Substrates

Keywords

  • Eutectic Solder Bump
  • Flip Chip Interconnection
  • Thermal Fatigue Life

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Doi, K., Hirano, N., Okada, T., Hiruta, Y., Sudo, T., & Mukai, M. (1996). Prediction of thermal fatigue life for encapsulated flip chip interconnection. International Journal of Microcircuits and Electronic Packaging, 19(3), 231-236.

Prediction of thermal fatigue life for encapsulated flip chip interconnection. / Doi, Kazuhide; Hirano, Naohiko; Okada, Takashi; Hiruta, Yoichi; Sudo, Toshio; Mukai, Minoru.

In: International Journal of Microcircuits and Electronic Packaging, Vol. 19, No. 3, 09.1996, p. 231-236.

Research output: Contribution to journalArticle

Doi, K, Hirano, N, Okada, T, Hiruta, Y, Sudo, T & Mukai, M 1996, 'Prediction of thermal fatigue life for encapsulated flip chip interconnection', International Journal of Microcircuits and Electronic Packaging, vol. 19, no. 3, pp. 231-236.
Doi, Kazuhide ; Hirano, Naohiko ; Okada, Takashi ; Hiruta, Yoichi ; Sudo, Toshio ; Mukai, Minoru. / Prediction of thermal fatigue life for encapsulated flip chip interconnection. In: International Journal of Microcircuits and Electronic Packaging. 1996 ; Vol. 19, No. 3. pp. 231-236.
@article{3cbce542eedf42c78e7d0a60de461407,
title = "Prediction of thermal fatigue life for encapsulated flip chip interconnection",
abstract = "The thermal fatigue life of eutectic (Pb63Sn) solder bumps for encapsulated flip chip interconnections was investigated by a Temperature Cycling Test (TCT) using three types of substrates (FR-4, Al2O3, and AlN) and three kinds of encapsulants having different Young's modulus and CTE (Coefficient of Thermal Expansion, α). The bump height was changed from 20 to 80 μm in this test. The strain ranges in the solder bumps during TCT were characterized by FEM (Finite Element Method) simulation using two types of models. The whole flip chip structure model was used to analyze the deformation of the solder bumps and the unit bump model was used to analyze the plastic strain range distribution in the solder bumps. The relationship between Nf50 and the average strain range of the eutectic solder bumps could be represented by an equation based on the Coffin-Manson relation. The thermal fatigue life of the eutectic solder bumps for encapsulated flip chip interconnections was found to be proportional to the bump height and the Young's modulus of the encapsulant.",
keywords = "Eutectic Solder Bump, Flip Chip Interconnection, Thermal Fatigue Life",
author = "Kazuhide Doi and Naohiko Hirano and Takashi Okada and Yoichi Hiruta and Toshio Sudo and Minoru Mukai",
year = "1996",
month = "9",
language = "English",
volume = "19",
pages = "231--236",
journal = "The International journal for hybrid microelectronics",
issn = "1551-4897",
publisher = "IMAPS-International Microelectronics and Packaging Society",
number = "3",

}

TY - JOUR

T1 - Prediction of thermal fatigue life for encapsulated flip chip interconnection

AU - Doi, Kazuhide

AU - Hirano, Naohiko

AU - Okada, Takashi

AU - Hiruta, Yoichi

AU - Sudo, Toshio

AU - Mukai, Minoru

PY - 1996/9

Y1 - 1996/9

N2 - The thermal fatigue life of eutectic (Pb63Sn) solder bumps for encapsulated flip chip interconnections was investigated by a Temperature Cycling Test (TCT) using three types of substrates (FR-4, Al2O3, and AlN) and three kinds of encapsulants having different Young's modulus and CTE (Coefficient of Thermal Expansion, α). The bump height was changed from 20 to 80 μm in this test. The strain ranges in the solder bumps during TCT were characterized by FEM (Finite Element Method) simulation using two types of models. The whole flip chip structure model was used to analyze the deformation of the solder bumps and the unit bump model was used to analyze the plastic strain range distribution in the solder bumps. The relationship between Nf50 and the average strain range of the eutectic solder bumps could be represented by an equation based on the Coffin-Manson relation. The thermal fatigue life of the eutectic solder bumps for encapsulated flip chip interconnections was found to be proportional to the bump height and the Young's modulus of the encapsulant.

AB - The thermal fatigue life of eutectic (Pb63Sn) solder bumps for encapsulated flip chip interconnections was investigated by a Temperature Cycling Test (TCT) using three types of substrates (FR-4, Al2O3, and AlN) and three kinds of encapsulants having different Young's modulus and CTE (Coefficient of Thermal Expansion, α). The bump height was changed from 20 to 80 μm in this test. The strain ranges in the solder bumps during TCT were characterized by FEM (Finite Element Method) simulation using two types of models. The whole flip chip structure model was used to analyze the deformation of the solder bumps and the unit bump model was used to analyze the plastic strain range distribution in the solder bumps. The relationship between Nf50 and the average strain range of the eutectic solder bumps could be represented by an equation based on the Coffin-Manson relation. The thermal fatigue life of the eutectic solder bumps for encapsulated flip chip interconnections was found to be proportional to the bump height and the Young's modulus of the encapsulant.

KW - Eutectic Solder Bump

KW - Flip Chip Interconnection

KW - Thermal Fatigue Life

UR - http://www.scopus.com/inward/record.url?scp=0030245439&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0030245439&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:0030245439

VL - 19

SP - 231

EP - 236

JO - The International journal for hybrid microelectronics

JF - The International journal for hybrid microelectronics

SN - 1551-4897

IS - 3

ER -