Process/ pad effects on electrical and physical properties of CMP copper damascene interconnects

J-F.Wang J-F.Wang, A.R.Sethuraman A.R.Sethuraman, L.Cook L.Cook, K.Ueno K.Ueno, Y.Tsuchiya Y.Tsuchiya, Kazuyoshi Ueno

Research output: Contribution to journalArticlepeer-review

Original languageEnglish
Pages (from-to)387-392
JournalProceedings of 1996 VLSI Multilevel Interconnection Conference
Publication statusPublished - 1996 May 1

Cite this