Selective multi-threshold technique for high-performance and low-standby applications

Kimiyoshi Usami, Naoyuki Kawabe, Masayuki Koizumi, Katsuhiro Seta, Toshiyuki Furusawa

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

In portable applications such as W-CDMA cell phones, high performance and low standby leakage are both required. We propose an automated design technique to selectively use multi-threshold CMOS (MTCMOS) in a cell-by-cell fashion. MT cells consisting of low-Vth transistors and high-Vth sleep transistors are newly introduced. MT cells are assigned to critical paths to speed up, while High-Vth cells are assigned to non-critical paths to reduce leakage. Compared to the conventional MTCMOS, the gate delay is not affected by the discharge patterns of other gates because there is no virtual ground to be shared. We applied this technique to a test chip of a DSP core for W-CDMA baseband LSI. The worst path-delay was improved by 14% over the single high-Vth design without increasing standby leakage at 10% area overhead.

Original languageEnglish
Pages (from-to)2667-2673
Number of pages7
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
VolumeE85-A
Issue number12
Publication statusPublished - 2002 Dec
Externally publishedYes

Fingerprint

Code division multiple access
Transistors
Sleep

Keywords

  • High performance
  • Low standby leakage
  • MTCMOS
  • Multi-threshold
  • W-CDMA

ASJC Scopus subject areas

  • Hardware and Architecture
  • Information Systems
  • Electrical and Electronic Engineering

Cite this

Selective multi-threshold technique for high-performance and low-standby applications. / Usami, Kimiyoshi; Kawabe, Naoyuki; Koizumi, Masayuki; Seta, Katsuhiro; Furusawa, Toshiyuki.

In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E85-A, No. 12, 12.2002, p. 2667-2673.

Research output: Contribution to journalArticle

Usami, Kimiyoshi ; Kawabe, Naoyuki ; Koizumi, Masayuki ; Seta, Katsuhiro ; Furusawa, Toshiyuki. / Selective multi-threshold technique for high-performance and low-standby applications. In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. 2002 ; Vol. E85-A, No. 12. pp. 2667-2673.
@article{37525c111b4b4f488b666204bfe832b2,
title = "Selective multi-threshold technique for high-performance and low-standby applications",
abstract = "In portable applications such as W-CDMA cell phones, high performance and low standby leakage are both required. We propose an automated design technique to selectively use multi-threshold CMOS (MTCMOS) in a cell-by-cell fashion. MT cells consisting of low-Vth transistors and high-Vth sleep transistors are newly introduced. MT cells are assigned to critical paths to speed up, while High-Vth cells are assigned to non-critical paths to reduce leakage. Compared to the conventional MTCMOS, the gate delay is not affected by the discharge patterns of other gates because there is no virtual ground to be shared. We applied this technique to a test chip of a DSP core for W-CDMA baseband LSI. The worst path-delay was improved by 14{\%} over the single high-Vth design without increasing standby leakage at 10{\%} area overhead.",
keywords = "High performance, Low standby leakage, MTCMOS, Multi-threshold, W-CDMA",
author = "Kimiyoshi Usami and Naoyuki Kawabe and Masayuki Koizumi and Katsuhiro Seta and Toshiyuki Furusawa",
year = "2002",
month = "12",
language = "English",
volume = "E85-A",
pages = "2667--2673",
journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
issn = "0916-8508",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "12",

}

TY - JOUR

T1 - Selective multi-threshold technique for high-performance and low-standby applications

AU - Usami, Kimiyoshi

AU - Kawabe, Naoyuki

AU - Koizumi, Masayuki

AU - Seta, Katsuhiro

AU - Furusawa, Toshiyuki

PY - 2002/12

Y1 - 2002/12

N2 - In portable applications such as W-CDMA cell phones, high performance and low standby leakage are both required. We propose an automated design technique to selectively use multi-threshold CMOS (MTCMOS) in a cell-by-cell fashion. MT cells consisting of low-Vth transistors and high-Vth sleep transistors are newly introduced. MT cells are assigned to critical paths to speed up, while High-Vth cells are assigned to non-critical paths to reduce leakage. Compared to the conventional MTCMOS, the gate delay is not affected by the discharge patterns of other gates because there is no virtual ground to be shared. We applied this technique to a test chip of a DSP core for W-CDMA baseband LSI. The worst path-delay was improved by 14% over the single high-Vth design without increasing standby leakage at 10% area overhead.

AB - In portable applications such as W-CDMA cell phones, high performance and low standby leakage are both required. We propose an automated design technique to selectively use multi-threshold CMOS (MTCMOS) in a cell-by-cell fashion. MT cells consisting of low-Vth transistors and high-Vth sleep transistors are newly introduced. MT cells are assigned to critical paths to speed up, while High-Vth cells are assigned to non-critical paths to reduce leakage. Compared to the conventional MTCMOS, the gate delay is not affected by the discharge patterns of other gates because there is no virtual ground to be shared. We applied this technique to a test chip of a DSP core for W-CDMA baseband LSI. The worst path-delay was improved by 14% over the single high-Vth design without increasing standby leakage at 10% area overhead.

KW - High performance

KW - Low standby leakage

KW - MTCMOS

KW - Multi-threshold

KW - W-CDMA

UR - http://www.scopus.com/inward/record.url?scp=0037002041&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0037002041&partnerID=8YFLogxK

M3 - Article

VL - E85-A

SP - 2667

EP - 2673

JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

SN - 0916-8508

IS - 12

ER -