Simulation and modelling of lag phenomena and power compression in GaAs-based FETs

Y.Kazami Y.Kazami, D. Kasai, K. Horio

Research output: Contribution to journalArticle

Original languageEnglish
Pages (from-to)25-28
JournalProceedings of the 14th Workshop on Modelling and Simulation of Electron Devices (MSED 2003), Barcelona, Spain
Publication statusPublished - 2003 Oct 16

Cite this