Two-dimensional analysis of surface-state effects on turn-on characteristics in GaAs MESFET's

Kazushige Horio, Tomiko Yamada

Research output: Contribution to journalArticle

57 Citations (Scopus)

Abstract

Surface-state effects on gate-lag or slow current transient in GaAs MESFET's are studied by two-dimensional (2-D) simulation. It is shown that the gate-lag becomes remarkable when the deep-acceptor surface state acts as a hole trap. To suppress it, the deep acceptor should be made electron-trap-like, which can be realized by reducing the surface-state density. Device structures expected to have less gate-lag, such as a self-aligned structure with n+ source and drain regions and a recessed-gate structure are also analyzed. An analysis of the possible complete elimination of gate-lag in these structures is given.

Original languageEnglish
Pages (from-to)648-655
Number of pages8
JournalIEEE Transactions on Electron Devices
Volume46
Issue number4
DOIs
Publication statusPublished - 1999 Jan 1

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Two-dimensional analysis of surface-state effects on turn-on characteristics in GaAs MESFET's'. Together they form a unique fingerprint.

  • Cite this