Ultra-high-speed and universal-coding-rate Viterbi decoder VLSIC - SNUFEC VLSI

Katsuhiko Kawazoe, Shunji Honda, Shuji Kubota, Shuzo Kato

Research output: Contribution to journalArticle

5 Citations (Scopus)

Abstract

An Ultra-high-speed (higher than 60 MHz) Viterbi decoder VLSIC with coding rates from one-half to fifteen-sixteenth and a constraint length of seven for forward error correction (FEC) has been developed using 0.8-μm semi-custom CMOS LSIC technology and a newly developed high-speed ACS circuit. To reduce power consumption of the one-chip Viterbi decoder, a universal-coding-rate scarce-state-transition (SST) Viterbi decoding scheme and low-power-consumption burst-mode-selection (BMS) path memory have been proposed and employed to the developed VLSIC. In addition, a new maximum-likelihood-decision (MLD) circuit for the SST Viterbi decoder has been developed. The total power consumption of the developed chip is reduced to 75% of the conventional one and the developed Viterbi decoder VLSIC achieves a maximum operation speed of 60 MHz. It achieves near theoretical net coding-gain performance for various coding rates.

Original languageEnglish
Pages (from-to)1888-1894
Number of pages7
JournalIEICE Transactions on Electronics
VolumeE77-C
Issue number12
Publication statusPublished - 1994 Dec
Externally publishedYes

Fingerprint

Electric power utilization
Forward error correction
Networks (circuits)
Maximum likelihood
Decoding
Data storage equipment

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Ultra-high-speed and universal-coding-rate Viterbi decoder VLSIC - SNUFEC VLSI. / Kawazoe, Katsuhiko; Honda, Shunji; Kubota, Shuji; Kato, Shuzo.

In: IEICE Transactions on Electronics, Vol. E77-C, No. 12, 12.1994, p. 1888-1894.

Research output: Contribution to journalArticle

Kawazoe, Katsuhiko ; Honda, Shunji ; Kubota, Shuji ; Kato, Shuzo. / Ultra-high-speed and universal-coding-rate Viterbi decoder VLSIC - SNUFEC VLSI. In: IEICE Transactions on Electronics. 1994 ; Vol. E77-C, No. 12. pp. 1888-1894.
@article{56247e57c2e246bd8e86e3a65aaedca5,
title = "Ultra-high-speed and universal-coding-rate Viterbi decoder VLSIC - SNUFEC VLSI",
abstract = "An Ultra-high-speed (higher than 60 MHz) Viterbi decoder VLSIC with coding rates from one-half to fifteen-sixteenth and a constraint length of seven for forward error correction (FEC) has been developed using 0.8-μm semi-custom CMOS LSIC technology and a newly developed high-speed ACS circuit. To reduce power consumption of the one-chip Viterbi decoder, a universal-coding-rate scarce-state-transition (SST) Viterbi decoding scheme and low-power-consumption burst-mode-selection (BMS) path memory have been proposed and employed to the developed VLSIC. In addition, a new maximum-likelihood-decision (MLD) circuit for the SST Viterbi decoder has been developed. The total power consumption of the developed chip is reduced to 75{\%} of the conventional one and the developed Viterbi decoder VLSIC achieves a maximum operation speed of 60 MHz. It achieves near theoretical net coding-gain performance for various coding rates.",
author = "Katsuhiko Kawazoe and Shunji Honda and Shuji Kubota and Shuzo Kato",
year = "1994",
month = "12",
language = "English",
volume = "E77-C",
pages = "1888--1894",
journal = "IEICE Transactions on Electronics",
issn = "0916-8524",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "12",

}

TY - JOUR

T1 - Ultra-high-speed and universal-coding-rate Viterbi decoder VLSIC - SNUFEC VLSI

AU - Kawazoe, Katsuhiko

AU - Honda, Shunji

AU - Kubota, Shuji

AU - Kato, Shuzo

PY - 1994/12

Y1 - 1994/12

N2 - An Ultra-high-speed (higher than 60 MHz) Viterbi decoder VLSIC with coding rates from one-half to fifteen-sixteenth and a constraint length of seven for forward error correction (FEC) has been developed using 0.8-μm semi-custom CMOS LSIC technology and a newly developed high-speed ACS circuit. To reduce power consumption of the one-chip Viterbi decoder, a universal-coding-rate scarce-state-transition (SST) Viterbi decoding scheme and low-power-consumption burst-mode-selection (BMS) path memory have been proposed and employed to the developed VLSIC. In addition, a new maximum-likelihood-decision (MLD) circuit for the SST Viterbi decoder has been developed. The total power consumption of the developed chip is reduced to 75% of the conventional one and the developed Viterbi decoder VLSIC achieves a maximum operation speed of 60 MHz. It achieves near theoretical net coding-gain performance for various coding rates.

AB - An Ultra-high-speed (higher than 60 MHz) Viterbi decoder VLSIC with coding rates from one-half to fifteen-sixteenth and a constraint length of seven for forward error correction (FEC) has been developed using 0.8-μm semi-custom CMOS LSIC technology and a newly developed high-speed ACS circuit. To reduce power consumption of the one-chip Viterbi decoder, a universal-coding-rate scarce-state-transition (SST) Viterbi decoding scheme and low-power-consumption burst-mode-selection (BMS) path memory have been proposed and employed to the developed VLSIC. In addition, a new maximum-likelihood-decision (MLD) circuit for the SST Viterbi decoder has been developed. The total power consumption of the developed chip is reduced to 75% of the conventional one and the developed Viterbi decoder VLSIC achieves a maximum operation speed of 60 MHz. It achieves near theoretical net coding-gain performance for various coding rates.

UR - http://www.scopus.com/inward/record.url?scp=0028749989&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0028749989&partnerID=8YFLogxK

M3 - Article

VL - E77-C

SP - 1888

EP - 1894

JO - IEICE Transactions on Electronics

JF - IEICE Transactions on Electronics

SN - 0916-8524

IS - 12

ER -