Ultra-low-power-consumption heterojunction FET 8

1 MUX/1:8 DEMUX for 2.4-GBPS optical-fiber communication systems

Keiichi Numata, Masahiro Fujii, Tadashi Maeda, Masatoshi Tokushima, Shigeki Wada, Muneo Fukaishi, Masaoki Ishikawa

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

A gallium arsenide 8:1 multiplexer (MUX) and a 1:8 demultiplexer (DEMUX) for 2.4 Gbps optical communication systems have been developed. These LSIs employ a tree-type architecture using 2:1 MUXs/1:2 DEMUXs that is suitable for high-speed and low power operation but requires precise control of clock timing. To ensure timing margins, a new timing generator and clock buffer circuit have been developed. These LSIs operate at over 2.4 Gbps with 150-mW of power consumption at a supply voltage of 0.7 V.

Original languageEnglish
Title of host publicationTechnical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit)
PublisherIEEE
Pages39-42
Number of pages4
Publication statusPublished - 1995
Externally publishedYes
EventProceedings of the 17th Annual IEEE Gallium Arsenide Integrated Circuit Symposium - San Diego, CA, USA
Duration: 1995 Oct 291995 Nov 1

Other

OtherProceedings of the 17th Annual IEEE Gallium Arsenide Integrated Circuit Symposium
CitySan Diego, CA, USA
Period95/10/2995/11/1

Fingerprint

Optical fiber communication
Field effect transistors
Heterojunctions
Clocks
Communication systems
Electric power utilization
Buffer circuits
Gallium arsenide
Optical communication
Electric potential

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Numata, K., Fujii, M., Maeda, T., Tokushima, M., Wada, S., Fukaishi, M., & Ishikawa, M. (1995). Ultra-low-power-consumption heterojunction FET 8: 1 MUX/1:8 DEMUX for 2.4-GBPS optical-fiber communication systems. In Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit) (pp. 39-42). IEEE.

Ultra-low-power-consumption heterojunction FET 8 : 1 MUX/1:8 DEMUX for 2.4-GBPS optical-fiber communication systems. / Numata, Keiichi; Fujii, Masahiro; Maeda, Tadashi; Tokushima, Masatoshi; Wada, Shigeki; Fukaishi, Muneo; Ishikawa, Masaoki.

Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit). IEEE, 1995. p. 39-42.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Numata, K, Fujii, M, Maeda, T, Tokushima, M, Wada, S, Fukaishi, M & Ishikawa, M 1995, Ultra-low-power-consumption heterojunction FET 8: 1 MUX/1:8 DEMUX for 2.4-GBPS optical-fiber communication systems. in Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit). IEEE, pp. 39-42, Proceedings of the 17th Annual IEEE Gallium Arsenide Integrated Circuit Symposium, San Diego, CA, USA, 95/10/29.
Numata K, Fujii M, Maeda T, Tokushima M, Wada S, Fukaishi M et al. Ultra-low-power-consumption heterojunction FET 8: 1 MUX/1:8 DEMUX for 2.4-GBPS optical-fiber communication systems. In Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit). IEEE. 1995. p. 39-42
Numata, Keiichi ; Fujii, Masahiro ; Maeda, Tadashi ; Tokushima, Masatoshi ; Wada, Shigeki ; Fukaishi, Muneo ; Ishikawa, Masaoki. / Ultra-low-power-consumption heterojunction FET 8 : 1 MUX/1:8 DEMUX for 2.4-GBPS optical-fiber communication systems. Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit). IEEE, 1995. pp. 39-42
@inproceedings{6f1ba8ef952541a79db776995c53a605,
title = "Ultra-low-power-consumption heterojunction FET 8: 1 MUX/1:8 DEMUX for 2.4-GBPS optical-fiber communication systems",
abstract = "A gallium arsenide 8:1 multiplexer (MUX) and a 1:8 demultiplexer (DEMUX) for 2.4 Gbps optical communication systems have been developed. These LSIs employ a tree-type architecture using 2:1 MUXs/1:2 DEMUXs that is suitable for high-speed and low power operation but requires precise control of clock timing. To ensure timing margins, a new timing generator and clock buffer circuit have been developed. These LSIs operate at over 2.4 Gbps with 150-mW of power consumption at a supply voltage of 0.7 V.",
author = "Keiichi Numata and Masahiro Fujii and Tadashi Maeda and Masatoshi Tokushima and Shigeki Wada and Muneo Fukaishi and Masaoki Ishikawa",
year = "1995",
language = "English",
pages = "39--42",
booktitle = "Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit)",
publisher = "IEEE",

}

TY - GEN

T1 - Ultra-low-power-consumption heterojunction FET 8

T2 - 1 MUX/1:8 DEMUX for 2.4-GBPS optical-fiber communication systems

AU - Numata, Keiichi

AU - Fujii, Masahiro

AU - Maeda, Tadashi

AU - Tokushima, Masatoshi

AU - Wada, Shigeki

AU - Fukaishi, Muneo

AU - Ishikawa, Masaoki

PY - 1995

Y1 - 1995

N2 - A gallium arsenide 8:1 multiplexer (MUX) and a 1:8 demultiplexer (DEMUX) for 2.4 Gbps optical communication systems have been developed. These LSIs employ a tree-type architecture using 2:1 MUXs/1:2 DEMUXs that is suitable for high-speed and low power operation but requires precise control of clock timing. To ensure timing margins, a new timing generator and clock buffer circuit have been developed. These LSIs operate at over 2.4 Gbps with 150-mW of power consumption at a supply voltage of 0.7 V.

AB - A gallium arsenide 8:1 multiplexer (MUX) and a 1:8 demultiplexer (DEMUX) for 2.4 Gbps optical communication systems have been developed. These LSIs employ a tree-type architecture using 2:1 MUXs/1:2 DEMUXs that is suitable for high-speed and low power operation but requires precise control of clock timing. To ensure timing margins, a new timing generator and clock buffer circuit have been developed. These LSIs operate at over 2.4 Gbps with 150-mW of power consumption at a supply voltage of 0.7 V.

UR - http://www.scopus.com/inward/record.url?scp=0029484832&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029484832&partnerID=8YFLogxK

M3 - Conference contribution

SP - 39

EP - 42

BT - Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit)

PB - IEEE

ER -