Ultra-low-power-consumption high-speed GaAs 256/258 dual-modulus prescaler IC

T. Maeda, Sh Wada, M. Tokushima, M. Ishikawa, J. Yamazaki, M. Fujii

Research output: Contribution to conferencePaper

Abstract

This paper describes a GaAs divide-by-256/258 dual-modulus static prescaler IC. The prescaler has a pulse swallow counter-type architecture and quasi-differential switch flip-flop (QD-FF) as its basic circuit architecture. For the input buffer circuit, we have developed a circuit that we call a source coupled push-pull circuit (SCC), which can generate high-frequency complementary signals from a single phase signal at a low supply voltage. The IC operates at up to 14.5 GHz with a power consumption of 22 mW. The power consumption is 1/100 that of a previously reported prescaler.

Original languageEnglish
Pages[d]175-178
Publication statusPublished - 1997 Dec 1
EventProceedings of the 1997 19th Annual IEEE Gallium Arsenide Integrated Circuit Symposium - Anaheim, CA, USA
Duration: 1997 Oct 121997 Oct 15

Other

OtherProceedings of the 1997 19th Annual IEEE Gallium Arsenide Integrated Circuit Symposium
CityAnaheim, CA, USA
Period97/10/1297/10/15

    Fingerprint

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Maeda, T., Wada, S., Tokushima, M., Ishikawa, M., Yamazaki, J., & Fujii, M. (1997). Ultra-low-power-consumption high-speed GaAs 256/258 dual-modulus prescaler IC. [d]175-178. Paper presented at Proceedings of the 1997 19th Annual IEEE Gallium Arsenide Integrated Circuit Symposium, Anaheim, CA, USA, .