Unbalanced buffer tree synthesis to suppress ground bounce for fine-grain power gating

Kimiyoshi Usami, Makoto Miyauchi, Masaru Kudo, Kazumitsu Takagi, Hideharu Amano, Mitaro Namiki, Masaaki Kondo, Hiroshi Nakamura

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

This paper describes a new approach to reduce the ground bounce (GB) while keeping the wakeup time short for fine-grain power gating. We propose a novel algorithm to synthesize an optimal unbalanced buffer tree (UBT) that turns on parallel power switches with slight time differences. We have applied our algorithm to function units of a 32-bit microprocessor. Experimental results have revealed that our UBT gives better solution than the conventional daisy-chain approach in the space of wakeup time and GB. For example, in the ALU, our UBT suppressed the maximum GB voltage to 16mV which is 24% smaller than that of the parallel daisy chain, while keeping the wakeup time 0.6ns. In the 32b×32b multiplier, our UBT suppressed GB by 32% lower than the daisy chain but still kept the wakeup time 0.7ns. The microprocessor test chip with our UBT technique is successfully under operation.

Original languageEnglish
Title of host publication2014 International Symposium on System-on-Chip, SoC 2014
EditorsOndrej Daniel, Peeter Ellervee, Dragomir Milojevic, Jari Nurmi, Tommi Paakki
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781479968909
DOIs
Publication statusPublished - 2014 Dec 2
Event2014 16th International Symposium on System-on-Chip, SoC 2014 - Tampere, Finland
Duration: 2014 Oct 282014 Oct 29

Publication series

Name2014 International Symposium on System-on-Chip, SoC 2014

Conference

Conference2014 16th International Symposium on System-on-Chip, SoC 2014
CountryFinland
CityTampere
Period14/10/2814/10/29

    Fingerprint

Keywords

  • ground bounce
  • low power
  • power gating

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Usami, K., Miyauchi, M., Kudo, M., Takagi, K., Amano, H., Namiki, M., Kondo, M., & Nakamura, H. (2014). Unbalanced buffer tree synthesis to suppress ground bounce for fine-grain power gating. In O. Daniel, P. Ellervee, D. Milojevic, J. Nurmi, & T. Paakki (Eds.), 2014 International Symposium on System-on-Chip, SoC 2014 [6972438] (2014 International Symposium on System-on-Chip, SoC 2014). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISSOC.2014.6972438