Very low power consumption Viterbi decoder LSlC employing the SST (scarce state transition) scheme for multimedia mobile communications

K. Seki; S. Kubota; M. Mizoguchi; S. Kato

doi:10.1049/el:19940460

Very low power consumption Viterbi decoder LSlC employing the SST (scarce state transition) scheme for multimedia mobile communications

K. Seki, S. Kubota, M. Mizoguchi, S. Kato

Research output: Contribution to journal › Article › peer-review

16 Citations (Scopus)

Abstract

A very low power consumption Viterbi decoder LSIC has been developed by using a low supply voltage 0.8 μm CMOS masterslice process technology. By employing the scarce state transition (SST) scheme, this LSIC achieves a drastic reduction in power consumption below 600 μW at a supply voltage of 1V when the data rate is 1152 kbit/s and the bit error rate is less than 10_-3. This excellent performance has paved the way to employing the strong forward error correction and low power consumption portable terminals for personal communications, mobile multimedia communications, and digital and audio broadcasting.

Original language	English
Pages (from-to)	637-639
Number of pages	3
Journal	Electronics Letters
Volume	30
Issue number	8
DOIs	https://doi.org/10.1049/el:19940460
Publication status	Published - 1994 Jan 1
Externally published	Yes

Keywords

Integrated circuits
Large scale integration
Viterbi decoding

ASJC Scopus subject areas

Electrical and Electronic Engineering

Access to Document

10.1049/el:19940460

Cite this

@article{623ca9c062644eaf84c117ab0576b9ce,

title = "Very low power consumption Viterbi decoder LSlC employing the SST (scarce state transition) scheme for multimedia mobile communications",

abstract = "A very low power consumption Viterbi decoder LSIC has been developed by using a low supply voltage 0.8 μm CMOS masterslice process technology. By employing the scarce state transition (SST) scheme, this LSIC achieves a drastic reduction in power consumption below 600 μW at a supply voltage of 1V when the data rate is 1152 kbit/s and the bit error rate is less than 10-3. This excellent performance has paved the way to employing the strong forward error correction and low power consumption portable terminals for personal communications, mobile multimedia communications, and digital and audio broadcasting.",

keywords = "Integrated circuits, Large scale integration, Viterbi decoding",

author = "K. Seki and S. Kubota and M. Mizoguchi and S. Kato",

year = "1994",

month = jan,

day = "1",

doi = "10.1049/el:19940460",

language = "English",

volume = "30",

pages = "637--639",

journal = "Electronics Letters",

issn = "0013-5194",

publisher = "Institution of Engineering and Technology",

number = "8",

}

TY - JOUR

T1 - Very low power consumption Viterbi decoder LSlC employing the SST (scarce state transition) scheme for multimedia mobile communications

AU - Seki, K.

AU - Kubota, S.

AU - Mizoguchi, M.

AU - Kato, S.

PY - 1994/1/1

Y1 - 1994/1/1

N2 - A very low power consumption Viterbi decoder LSIC has been developed by using a low supply voltage 0.8 μm CMOS masterslice process technology. By employing the scarce state transition (SST) scheme, this LSIC achieves a drastic reduction in power consumption below 600 μW at a supply voltage of 1V when the data rate is 1152 kbit/s and the bit error rate is less than 10-3. This excellent performance has paved the way to employing the strong forward error correction and low power consumption portable terminals for personal communications, mobile multimedia communications, and digital and audio broadcasting.

AB - A very low power consumption Viterbi decoder LSIC has been developed by using a low supply voltage 0.8 μm CMOS masterslice process technology. By employing the scarce state transition (SST) scheme, this LSIC achieves a drastic reduction in power consumption below 600 μW at a supply voltage of 1V when the data rate is 1152 kbit/s and the bit error rate is less than 10-3. This excellent performance has paved the way to employing the strong forward error correction and low power consumption portable terminals for personal communications, mobile multimedia communications, and digital and audio broadcasting.

KW - Integrated circuits

KW - Large scale integration

KW - Viterbi decoding

UR - http://www.scopus.com/inward/record.url?scp=0028405923&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0028405923&partnerID=8YFLogxK

U2 - 10.1049/el:19940460

DO - 10.1049/el:19940460

M3 - Article

AN - SCOPUS:0028405923

SN - 0013-5194

VL - 30

SP - 637

EP - 639

JO - Electronics Letters

JF - Electronics Letters

IS - 8

ER -

Very low power consumption Viterbi decoder LSlC employing the SST (scarce state transition) scheme for multimedia mobile communications

Abstract

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this