年別の研究成果
年別の研究成果
検索結果
-
2013
Demonstration of a heterogeneous multi-core processor with 3-D inductive coupling links
Koizumi, Y., Miura, N., Take, Y., Matsutani, H., Kuroda, T., Amano, H., Sakamoto, R., Namiki, M., Usami, K., Kondo, M. & Nakamura, H., 2013 1月 1.研究成果: Paper › 査読
-
2012
Fine-grained power control using a multi-voltage variable pipeline router
Nakamura, T., Matsutani, H., Koibuchi, M., Usami, K. & Amano, H., 2012 12月 1, p. 59-66. 8 p.研究成果: Paper › 査読
6 被引用数 (Scopus) -
2006
A design approach for fine-grained run-time power gating using locally extracted sleep signals
Usami, K. & Ohkubo, N., 2006, p. 155-161. 7 p.研究成果: Paper › 査読
68 被引用数 (Scopus) -
2002
Automated selective multi-threshold design for ultra-low standby applications
Usami, K., Kawabe, N., Koizumi, M., Seta, K. & Furusawa, T., 2002, p. 202-206. 5 p.研究成果: Paper › 査読
64 被引用数 (Scopus) -
1998
Clock-gating method for low-power LSI design
Kitahara, T., Minami, F., Ueda, T., Usami, K., Nishio, S., Murakata, M. & Mitsuhashi, T., 1998 12月 1, p. 307-312. 6 p.研究成果: Paper › 査読
11 被引用数 (Scopus) -
1997
Low-power design method using multiple supply voltages
Igarashi, M., Usami, K., Nogami, K., Minami, F., Kawasaki, Y., Aoki, T., Takano, M., Mizuno, C., Lshikawa, T., Kanazawa, M., Sonoda, S., Ichida, M. & Hatanaka, N., 1997 1月 1, p. 36-41. 6 p.研究成果: Paper › 査読
54 被引用数 (Scopus) -
1995
Clustered voltage scaling technique for low-power design
Usami, K. & Horowitz, M., 1995, p. 3-8. 6 p.研究成果: Paper › 査読
333 被引用数 (Scopus) -
1988
Design of a 32bit microprocessor, TX1
Tokumaru, T., Masuda, E., Hori, C., Usami, K., Miyata, M. & Iwamura, J., 1988 12月 1, p. 33-34. 2 p.研究成果: Paper › 査読
4 被引用数 (Scopus)