0.1-μm double-deck-shaped gate HJFET with reduced gate-fringing-capacitance for ultra-high-speed ICs
Sh Wada, J. Yamazaki, M. Ishikawa, Tadashi Maeda
研究成果: Conference contribution
5
被引用数
(Scopus)