0.1-μm self-aligned-gate GaAs MESFET with multilayer interconnection structure for ultra-high-speed ICs

Masami Tokumitsu, Makoto Hirano, Taiichi Otsuji, Satoshi Yamaguchi, Kimiyoshi Yamasaki

    研究成果: Conference article

    16 引用 (Scopus)

    抜粋

    We have developed the technologies to fabricate about 0.1-μm-gate-length GaAs MESFETs with a multilayer interconnection structure. We fabricated excellent high-frequency performance of a 0.06-μm-gate-length MESFET having current-gain cutoff frequency (fT) of 168 GHz. Using 0.13-μm-gate-length MESFETs, we also fabricated an ultra-high-speed decision circuit operating up to 32 Gbit/s.

    元の言語English
    ページ(範囲)211-214
    ページ数4
    ジャーナルTechnical Digest - International Electron Devices Meeting
    出版物ステータスPublished - 1996 12 1
    イベントProceedings of the 1996 IEEE International Electron Devices Meeting - San Francisco, CA, USA
    継続期間: 1996 12 81996 12 11

    ASJC Scopus subject areas

    • Electronic, Optical and Magnetic Materials
    • Condensed Matter Physics
    • Electrical and Electronic Engineering
    • Materials Chemistry

    フィンガープリント 0.1-μm self-aligned-gate GaAs MESFET with multilayer interconnection structure for ultra-high-speed ICs' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用