0.2-μm Fully-Self-Aligned Y-Shaped Gate HJFET's with Reduced Gate-Fringing Capacitance Fabricated Using Collimated Sputtering and Electroless Au-Plating

Shigeki Wada, Masatoshi Tokushima, Muneo Fukaishi, Noriaki Matsuno, Hitoshi Yano, Hikaru Hida, Tadashi Maeda

研究成果: Article

6 引用 (Scopus)

抜粋

This paper reports on new fully-self-aligned gate technology for 0.2-jum, high-aspect-ratio, Y-shaped-gate heterojunction-FET's (HJFET's) with about half the external gate-fringing capacitance (C f ext) of conventional Y-shaped gate HJFET's. The 0.2-jum Y-shaped gate openings are realized by anisotoropic dry-etching with stepper lithography and SiU2 sidewall techniques instead of electron beam lithography. By introducing WSi-collimated sputtering and electroless gold-plating techniques for the first time, we have developed a high-aspect-ratio, voidless and refractory Y-shaped gate-electrode without the need for mask alignments. A fabricated 0.2-jum gate n-Alo.2Gao.sAs/Ino.2Gao.sAs HJFET shows very small current saturation voltage of 0.25 V, marked gmmax of 631 mS/mm with 6-V gate-reverse breakdown voltage, and excellent threshold voltage uniformity of 9 mV. Also, the improved rf-performance such as /T -71 GHz and /max -120 GHz is realized even with the passivation for the high-aspect-ratio gate-structure with reduced CJxt. The developed technology based upon a fully-self-aligned and an all-dry-etching process provides higher performance and uniformity, thus it is very promising for high-speed and low-power-consumption digital and/or analog IC's/LSPs.

元の言語English
ページ(範囲)1656-1662
ページ数7
ジャーナルIEEE Transactions on Electron Devices
45
発行部数8
DOI
出版物ステータスPublished - 1998 12 1
外部発表Yes

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

フィンガープリント 0.2-μm Fully-Self-Aligned Y-Shaped Gate HJFET's with Reduced Gate-Fringing Capacitance Fabricated Using Collimated Sputtering and Electroless Au-Plating' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用