120-Gb/s multiplexing and 110-Gb/s demultiplexing ICs

Yasuyuki Suzuki, Zin Yamazaki, Yasushi Amamiya, Shigeki Wada, Hiroaki Uchida, Chiharu Kurioka, Shinichi Tanaka, Hikaru Hida

研究成果: Article

47 引用 (Scopus)

抄録

InP HBT ICs capable of 120-Gb/s multiplexing and 110-Gb/s demultiplexing operation have been developed. They feature a direct-drive series-gating configuration selector, an asymmetrical latch flip-flop, and broadband impedance matching with inverted microstrip lines. Their input sensitivity is less than 100 mVpp, and the output swing is more than 400 mV pp. To the best of our knowledge, this result is the highest data rate operation reported for electronic ICs. Moreover, error-free multiplexing and demultiplexing operation at 100 Gb/s was demonstrated.

元の言語English
ページ（範囲）2397-2402
ページ数6
ジャーナルIEEE Journal of Solid-State Circuits
巻39
発行部数12
DOI
出版物ステータスPublished - 2004 12
外部発表Yes

Fingerprint

Demultiplexing
Flip flop circuits
Multiplexing
Microstrip lines
Heterojunction bipolar transistors

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

これを引用

Suzuki, Y., Yamazaki, Z., Amamiya, Y., Wada, S., Uchida, H., Kurioka, C., ... Hida, H. (2004). 120-Gb/s multiplexing and 110-Gb/s demultiplexing ICs. IEEE Journal of Solid-State Circuits, 39(12), 2397-2402. https://doi.org/10.1109/JSSC.2004.835647

120-Gb/s multiplexing and 110-Gb/s demultiplexing ICs. / Suzuki, Yasuyuki; Yamazaki, Zin; Amamiya, Yasushi; Wada, Shigeki; Uchida, Hiroaki; Kurioka, Chiharu; Tanaka, Shinichi; Hida, Hikaru.

：: IEEE Journal of Solid-State Circuits, 巻 39, 番号 12, 12.2004, p. 2397-2402.

研究成果: Article

Suzuki, Y, Yamazaki, Z, Amamiya, Y, Wada, S, Uchida, H, Kurioka, C, Tanaka, S & Hida, H 2004, '120-Gb/s multiplexing and 110-Gb/s demultiplexing ICs', IEEE Journal of Solid-State Circuits, 巻. 39, 番号 12, pp. 2397-2402. https://doi.org/10.1109/JSSC.2004.835647
Suzuki Y, Yamazaki Z, Amamiya Y, Wada S, Uchida H, Kurioka C その他. 120-Gb/s multiplexing and 110-Gb/s demultiplexing ICs. IEEE Journal of Solid-State Circuits. 2004 12;39(12):2397-2402. https://doi.org/10.1109/JSSC.2004.835647
Suzuki, Yasuyuki ; Yamazaki, Zin ; Amamiya, Yasushi ; Wada, Shigeki ; Uchida, Hiroaki ; Kurioka, Chiharu ; Tanaka, Shinichi ; Hida, Hikaru. / 120-Gb/s multiplexing and 110-Gb/s demultiplexing ICs. ：: IEEE Journal of Solid-State Circuits. 2004 ; 巻 39, 番号 12. pp. 2397-2402.
@article{c409b0cba50243fd97ff1c2926cdaa4c,
title = "120-Gb/s multiplexing and 110-Gb/s demultiplexing ICs",
abstract = "InP HBT ICs capable of 120-Gb/s multiplexing and 110-Gb/s demultiplexing operation have been developed. They feature a direct-drive series-gating configuration selector, an asymmetrical latch flip-flop, and broadband impedance matching with inverted microstrip lines. Their input sensitivity is less than 100 mVpp, and the output swing is more than 400 mV pp. To the best of our knowledge, this result is the highest data rate operation reported for electronic ICs. Moreover, error-free multiplexing and demultiplexing operation at 100 Gb/s was demonstrated.",
keywords = "Demultiplexing, Error-free operation, Flip-flop, Impedance matching, InP HBT, Multiplexing, Optical transmission system, Selector",
author = "Yasuyuki Suzuki and Zin Yamazaki and Yasushi Amamiya and Shigeki Wada and Hiroaki Uchida and Chiharu Kurioka and Shinichi Tanaka and Hikaru Hida",
year = "2004",
month = "12",
doi = "10.1109/JSSC.2004.835647",
language = "English",
volume = "39",
pages = "2397--2402",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "12",

}

TY - JOUR

T1 - 120-Gb/s multiplexing and 110-Gb/s demultiplexing ICs

AU - Suzuki, Yasuyuki

AU - Yamazaki, Zin

AU - Amamiya, Yasushi

AU - Wada, Shigeki

AU - Uchida, Hiroaki

AU - Kurioka, Chiharu

AU - Tanaka, Shinichi

AU - Hida, Hikaru

PY - 2004/12

Y1 - 2004/12

N2 - InP HBT ICs capable of 120-Gb/s multiplexing and 110-Gb/s demultiplexing operation have been developed. They feature a direct-drive series-gating configuration selector, an asymmetrical latch flip-flop, and broadband impedance matching with inverted microstrip lines. Their input sensitivity is less than 100 mVpp, and the output swing is more than 400 mV pp. To the best of our knowledge, this result is the highest data rate operation reported for electronic ICs. Moreover, error-free multiplexing and demultiplexing operation at 100 Gb/s was demonstrated.

AB - InP HBT ICs capable of 120-Gb/s multiplexing and 110-Gb/s demultiplexing operation have been developed. They feature a direct-drive series-gating configuration selector, an asymmetrical latch flip-flop, and broadband impedance matching with inverted microstrip lines. Their input sensitivity is less than 100 mVpp, and the output swing is more than 400 mV pp. To the best of our knowledge, this result is the highest data rate operation reported for electronic ICs. Moreover, error-free multiplexing and demultiplexing operation at 100 Gb/s was demonstrated.

KW - Demultiplexing

KW - Error-free operation

KW - Flip-flop

KW - Impedance matching

KW - InP HBT

KW - Multiplexing

KW - Optical transmission system

KW - Selector

UR - http://www.scopus.com/inward/record.url?scp=10444272337&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=10444272337&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2004.835647

DO - 10.1109/JSSC.2004.835647

M3 - Article

AN - SCOPUS:10444272337

VL - 39

SP - 2397

EP - 2402

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 12

ER -

文献にアクセス