1.5-V low supply voltage 43-Gb/s delayed flip-flop circuit

Yasushi Amamiya; Yasuyuki Suzuki; Jin Yamazaki; Akira Fujihara; Shinichi Tanaka; Hikaru Hida

doi:10.1109/gaas.2003.1252387

1.5-V low supply voltage 43-Gb/s delayed flip-flop circuit

Yasushi Amamiya, Yasuyuki Suzuki, Jin Yamazaki, Akira Fujihara, Shinichi Tanaka, Hikaru Hida

研究成果: Paper › 査読

15 被引用数 (Scopus)

抄録

This paper reports the first low (1.5-V) supply voltage D-F/F able to run at a full rate of over 43 Gb/s. The proposed F/F circuitry incorporates parallel current switching together with inductive peaking, a combination that makes it suitable for over-43-Gb/s operation at a supply voltage as low as 1.5 V. The D-F/F, implemented through an InP-HBT process, provided 43-Gb/s error free operation with a large clock phase margin of 232 degrees. Moreover, the D-F/F produced a well-opened 50-Gb/s eye diagram. Power dissipation (P_diss) of the D-F/F core circuit was reduced to 40 mW, which is less than one-tenth that of our conventional D-F/F. The F/F circuitry should help enable development of a low-P_diss 43-Gb/s full-rate module with a 1.5-V-range supply voltage, which can be seamlessly connected with high-speed CMOS I/O circuits.

本文言語	English
ページ	169-172
ページ数	4
DOI	https://doi.org/10.1109/gaas.2003.1252387
出版ステータス	Published - 2003
イベント	GaAs IC Symposium IEEE Gallium Arsenide Intergrated Circuit Symposium - San Diego, CA, United States 継続期間: 2003 11月 9 → 2003 11月 12

Conference

Conference	GaAs IC Symposium IEEE Gallium Arsenide Intergrated Circuit Symposium
国/地域	United States
City	San Diego, CA
Period	03/11/9 → 03/11/12

ASJC Scopus subject areas

電子工学および電気工学

文献へのアクセス

10.1109/gaas.2003.1252387

他のファイルとリンク

引用スタイル

@conference{30d8609e58e041ebb86c6d1f4088da7b,

title = "1.5-V low supply voltage 43-Gb/s delayed flip-flop circuit",

abstract = "This paper reports the first low (1.5-V) supply voltage D-F/F able to run at a full rate of over 43 Gb/s. The proposed F/F circuitry incorporates parallel current switching together with inductive peaking, a combination that makes it suitable for over-43-Gb/s operation at a supply voltage as low as 1.5 V. The D-F/F, implemented through an InP-HBT process, provided 43-Gb/s error free operation with a large clock phase margin of 232 degrees. Moreover, the D-F/F produced a well-opened 50-Gb/s eye diagram. Power dissipation (Pdiss) of the D-F/F core circuit was reduced to 40 mW, which is less than one-tenth that of our conventional D-F/F. The F/F circuitry should help enable development of a low-Pdiss 43-Gb/s full-rate module with a 1.5-V-range supply voltage, which can be seamlessly connected with high-speed CMOS I/O circuits.",

keywords = "D-F/F, High speed, InP HBT, Low supply voltage",

author = "Yasushi Amamiya and Yasuyuki Suzuki and Jin Yamazaki and Akira Fujihara and Shinichi Tanaka and Hikaru Hida",

year = "2003",

doi = "10.1109/gaas.2003.1252387",

language = "English",

pages = "169--172",

note = "GaAs IC Symposium IEEE Gallium Arsenide Intergrated Circuit Symposium ; Conference date: 09-11-2003 Through 12-11-2003",

}

TY - CONF

T1 - 1.5-V low supply voltage 43-Gb/s delayed flip-flop circuit

AU - Amamiya, Yasushi

AU - Suzuki, Yasuyuki

AU - Yamazaki, Jin

AU - Fujihara, Akira

AU - Tanaka, Shinichi

AU - Hida, Hikaru

PY - 2003

Y1 - 2003

N2 - This paper reports the first low (1.5-V) supply voltage D-F/F able to run at a full rate of over 43 Gb/s. The proposed F/F circuitry incorporates parallel current switching together with inductive peaking, a combination that makes it suitable for over-43-Gb/s operation at a supply voltage as low as 1.5 V. The D-F/F, implemented through an InP-HBT process, provided 43-Gb/s error free operation with a large clock phase margin of 232 degrees. Moreover, the D-F/F produced a well-opened 50-Gb/s eye diagram. Power dissipation (Pdiss) of the D-F/F core circuit was reduced to 40 mW, which is less than one-tenth that of our conventional D-F/F. The F/F circuitry should help enable development of a low-Pdiss 43-Gb/s full-rate module with a 1.5-V-range supply voltage, which can be seamlessly connected with high-speed CMOS I/O circuits.

AB - This paper reports the first low (1.5-V) supply voltage D-F/F able to run at a full rate of over 43 Gb/s. The proposed F/F circuitry incorporates parallel current switching together with inductive peaking, a combination that makes it suitable for over-43-Gb/s operation at a supply voltage as low as 1.5 V. The D-F/F, implemented through an InP-HBT process, provided 43-Gb/s error free operation with a large clock phase margin of 232 degrees. Moreover, the D-F/F produced a well-opened 50-Gb/s eye diagram. Power dissipation (Pdiss) of the D-F/F core circuit was reduced to 40 mW, which is less than one-tenth that of our conventional D-F/F. The F/F circuitry should help enable development of a low-Pdiss 43-Gb/s full-rate module with a 1.5-V-range supply voltage, which can be seamlessly connected with high-speed CMOS I/O circuits.

KW - D-F/F

KW - High speed

KW - InP HBT

KW - Low supply voltage

UR - http://www.scopus.com/inward/record.url?scp=0346935199&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0346935199&partnerID=8YFLogxK

U2 - 10.1109/gaas.2003.1252387

DO - 10.1109/gaas.2003.1252387

M3 - Paper

AN - SCOPUS:0346935199

SP - 169

EP - 172

T2 - GaAs IC Symposium IEEE Gallium Arsenide Intergrated Circuit Symposium

Y2 - 9 November 2003 through 12 November 2003

ER -

1.5-V low supply voltage 43-Gb/s delayed flip-flop circuit

抄録

Conference

ASJC Scopus subject areas

文献へのアクセス

他のファイルとリンク

フィンガープリント

引用スタイル