820 pin PGA for ultralarge-scale BiCMOS devices

Yoichi Hiruta, Naohiko Hirano, Yasuhiro Yamaji, Minoru Mukai, Yohichiro Motoyama, Ryoji Homma, Jun ichi Ohno, Toshio Sudo

研究成果: Article

9 引用 (Scopus)

抄録

A high pin count and high performance PGA has been developed for next-generation ASIC devices which apply half-micron BiCMOS technology and have a maximum usable gate count of 300k. This new package has been designed with due consideration of all package functions, electrical, thermal, and mechanical. A surface mount type pin joint was adopted to realize a high wiring density of the printed wiring board. The electrical characteristics of the package have realized a complete transmitted signal form above 50 MHz. The high reliability of the package and surface mount type soldering has been confirmed from temperature-cycling tests and fatigue life estimation.

元の言語English
ページ(範囲)893-901
ページ数9
ジャーナルIEEE transactions on components, hybrids, and manufacturing technology
16
発行部数8
DOI
出版物ステータスPublished - 1993 12

Fingerprint

Prostaglandins A
BiCMOS technology
Soldering
Electric wiring
Application specific integrated circuits
Printed circuit boards
Fatigue of materials
Temperature
Hot Temperature

ASJC Scopus subject areas

  • Engineering(all)

これを引用

Hiruta, Y., Hirano, N., Yamaji, Y., Mukai, M., Motoyama, Y., Homma, R., ... Sudo, T. (1993). 820 pin PGA for ultralarge-scale BiCMOS devices. IEEE transactions on components, hybrids, and manufacturing technology, 16(8), 893-901. https://doi.org/10.1109/33.273690

820 pin PGA for ultralarge-scale BiCMOS devices. / Hiruta, Yoichi; Hirano, Naohiko; Yamaji, Yasuhiro; Mukai, Minoru; Motoyama, Yohichiro; Homma, Ryoji; Ohno, Jun ichi; Sudo, Toshio.

:: IEEE transactions on components, hybrids, and manufacturing technology, 巻 16, 番号 8, 12.1993, p. 893-901.

研究成果: Article

Hiruta, Y, Hirano, N, Yamaji, Y, Mukai, M, Motoyama, Y, Homma, R, Ohno, JI & Sudo, T 1993, '820 pin PGA for ultralarge-scale BiCMOS devices', IEEE transactions on components, hybrids, and manufacturing technology, 巻. 16, 番号 8, pp. 893-901. https://doi.org/10.1109/33.273690
Hiruta, Yoichi ; Hirano, Naohiko ; Yamaji, Yasuhiro ; Mukai, Minoru ; Motoyama, Yohichiro ; Homma, Ryoji ; Ohno, Jun ichi ; Sudo, Toshio. / 820 pin PGA for ultralarge-scale BiCMOS devices. :: IEEE transactions on components, hybrids, and manufacturing technology. 1993 ; 巻 16, 番号 8. pp. 893-901.
@article{16596bb93465471a9c35f47c9a73ca40,
title = "820 pin PGA for ultralarge-scale BiCMOS devices",
abstract = "A high pin count and high performance PGA has been developed for next-generation ASIC devices which apply half-micron BiCMOS technology and have a maximum usable gate count of 300k. This new package has been designed with due consideration of all package functions, electrical, thermal, and mechanical. A surface mount type pin joint was adopted to realize a high wiring density of the printed wiring board. The electrical characteristics of the package have realized a complete transmitted signal form above 50 MHz. The high reliability of the package and surface mount type soldering has been confirmed from temperature-cycling tests and fatigue life estimation.",
author = "Yoichi Hiruta and Naohiko Hirano and Yasuhiro Yamaji and Minoru Mukai and Yohichiro Motoyama and Ryoji Homma and Ohno, {Jun ichi} and Toshio Sudo",
year = "1993",
month = "12",
doi = "10.1109/33.273690",
language = "English",
volume = "16",
pages = "893--901",
journal = "IEEE Transactions on Components, Hybrids and Manufacturing Technology",
issn = "0148-6411",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "8",

}

TY - JOUR

T1 - 820 pin PGA for ultralarge-scale BiCMOS devices

AU - Hiruta, Yoichi

AU - Hirano, Naohiko

AU - Yamaji, Yasuhiro

AU - Mukai, Minoru

AU - Motoyama, Yohichiro

AU - Homma, Ryoji

AU - Ohno, Jun ichi

AU - Sudo, Toshio

PY - 1993/12

Y1 - 1993/12

N2 - A high pin count and high performance PGA has been developed for next-generation ASIC devices which apply half-micron BiCMOS technology and have a maximum usable gate count of 300k. This new package has been designed with due consideration of all package functions, electrical, thermal, and mechanical. A surface mount type pin joint was adopted to realize a high wiring density of the printed wiring board. The electrical characteristics of the package have realized a complete transmitted signal form above 50 MHz. The high reliability of the package and surface mount type soldering has been confirmed from temperature-cycling tests and fatigue life estimation.

AB - A high pin count and high performance PGA has been developed for next-generation ASIC devices which apply half-micron BiCMOS technology and have a maximum usable gate count of 300k. This new package has been designed with due consideration of all package functions, electrical, thermal, and mechanical. A surface mount type pin joint was adopted to realize a high wiring density of the printed wiring board. The electrical characteristics of the package have realized a complete transmitted signal form above 50 MHz. The high reliability of the package and surface mount type soldering has been confirmed from temperature-cycling tests and fatigue life estimation.

UR - http://www.scopus.com/inward/record.url?scp=0027886135&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0027886135&partnerID=8YFLogxK

U2 - 10.1109/33.273690

DO - 10.1109/33.273690

M3 - Article

AN - SCOPUS:0027886135

VL - 16

SP - 893

EP - 901

JO - IEEE Transactions on Components, Hybrids and Manufacturing Technology

JF - IEEE Transactions on Components, Hybrids and Manufacturing Technology

SN - 0148-6411

IS - 8

ER -