A 2.1-to-2.8GHz all-digital frequency synthesizer with a time-windowed TDC

Takashi Tokairin, Mitsuji Okada, Masaki Kitsunezuka, Tadashi Maeda, Muneo Fukaishi

研究成果: Conference contribution

23 被引用数 (Scopus)

抄録

All-digital phase-locked loops (ADPLLs) offer the advantages of eliminating the large on-chip passive filter and not suffering from poor low-supply-voltage operation with process scaling [1,2]. However, there is a challenge in achieving low power consumption at the same time as providing the low phase noise required in modern wireless systems like WiFi and WiMAX that have higher-order modulations. Recently, efforts improve phase noise have been accomplished by increasing the time resolution of the time-to-digital converter (TDC) using a gated ring-oscillator structure by using a multipath ring oscillator [3], 2-step structures based on a vernier delay line [4] or a time-amplifier [5,6]. However, these structures require large power consumption because they require many continuously operating high-speed delay-stages.

本文言語English
ホスト出版物のタイトル2010 IEEE International Solid-State Circuits Conference, ISSCC 2010 - Digest of Technical Papers
ページ470-471
ページ数2
DOI
出版ステータスPublished - 2010 5 18
外部発表はい
イベント2010 IEEE International Solid-State Circuits Conference, ISSCC 2010 - San Francisco, CA, United States
継続期間: 2010 2 72010 2 11

出版物シリーズ

名前Digest of Technical Papers - IEEE International Solid-State Circuits Conference
53
ISSN(印刷版)0193-6530

Other

Other2010 IEEE International Solid-State Circuits Conference, ISSCC 2010
国/地域United States
CitySan Francisco, CA
Period10/2/710/2/11

ASJC Scopus subject areas

  • 電子材料、光学材料、および磁性材料
  • 電子工学および電気工学

フィンガープリント

「A 2.1-to-2.8GHz all-digital frequency synthesizer with a time-windowed TDC」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル