A circuit for on-chip skew adjustment with jitter and setup time measurement

Masahiro Sasaki, Nguyen Ngoc Mai Khanh, Kunihiro Asada

研究成果: Conference contribution

10 被引用数 (Scopus)

抄録

This paper reports a circuit for on-chip skew adjustment with jitter and setup time measurement. A test chip has been fabricated in a 65-nm CMOS process. It successfully measures the random jitter distribution and the relative setup time. This circuit becomes necessary in SoCs because direct measurement cannot be performed by external equipment. Setup time of a D-FF is measured by sweeping over the range of an adjustable input delay line. Its jitter is represented by a Cumulative Distribution Function which is measured by sampling the setup time repeatedly. The skew can be adjusted based on the setup time and jitter determined by our method. Furthermore, this method can be extended for almost any number of Target/Reference Programmable Delay Lines. This system enables designers to adjust skew between the distributed clock paths as well as to measure sub-picosecond level jitter and setup time of D-FFs beyond 10-GHz.

本文言語English
ホスト出版物のタイトル2010 IEEE Asian Solid-State Circuits Conference, A-SSCC 2010
ページ217-220
ページ数4
DOI
出版ステータスPublished - 2010 12 1
外部発表はい
イベント2010 6th IEEE Asian Solid-State Circuits Conference, A-SSCC 2010 - Beijing, China
継続期間: 2010 11 82010 11 10

出版物シリーズ

名前2010 IEEE Asian Solid-State Circuits Conference, A-SSCC 2010

Conference

Conference2010 6th IEEE Asian Solid-State Circuits Conference, A-SSCC 2010
国/地域China
CityBeijing
Period10/11/810/11/10

ASJC Scopus subject areas

  • ハードウェアとアーキテクチャ
  • 電子工学および電気工学

フィンガープリント

「A circuit for on-chip skew adjustment with jitter and setup time measurement」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル