A low-power dual-band triple-mode WLAN CMOS Transceiver

Tadashi Maeda, Noriaki Matsuno, Shinichi Hori, Tomoyuki Yamase, Takashi Tokairin, Kiyoshi Yanagisawa, Hitoshi Yano, Robert Walkington, Keiichi Numata, Nobuhide Yoshida, Yuji Takahashi, Hikaru Hida

研究成果: Article査読

29 被引用数 (Scopus)

抄録

This paper describes a 0.18-μm CMOS direct-conversion dual-band triple-mode wireless LAN transceiver. The transceiver has a concurrent dual-band low-noise amplifier for low power consumption with a low noise figure, a single widely tunable low-pass filter based on a triode-biased MOSFET transconductor for multi-mode operation with low power consumption, a DC-offset compensation circuit with an adaptive activating feedback loop to achieve a fast response time with low power consumption, and a ∑Δ-based low-phase-noise fractional-N frequency synthesizer with a switched-resonator voltage controlled oscillator to cover the entire frequency range for the IEEE WLAN standards. The transceiver covers both 2.4-2.5 and 4.9-5.95 GHz and has extremely low power consumption (78 mA in receive mode, 76 mA in transmit mode - both at 2.4/5.2 GHz). A system noise figure of 3.5/4.2 dB, a sensitivity of -931-94 dBm for a 6-Mb/s OFDM signal, and an error vector magnitude of 3.2/3.4% were obtained at 2.4/5.2 GHz, respectively.

本文言語English
論文番号1717671
ページ(範囲)2481-2489
ページ数9
ジャーナルIEEE Journal of Solid-State Circuits
41
11
DOI
出版ステータスPublished - 2006 11
外部発表はい

ASJC Scopus subject areas

  • 電子工学および電気工学

フィンガープリント

「A low-power dual-band triple-mode WLAN CMOS Transceiver」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル