A scheme to reduce active leakage power by detecting state transitions

Kimiyoshi Usami, Hiroshi Yoshioka

研究成果: Conference contribution

11 引用 (Scopus)

抜粋

Active leakage power is predicted to become dominant in the total power consumption as the transistor gets scaled. Even in the current technology, dramatic increase of leakage power at elevated temperature is a big problem. Burn-in testing, which is typically performed at 125°C, is facing at difficulties such as throughput degradation of testing due to increase of leakage power. Reducing leakage power at operation time is essential to solve these problems. We propose a novel technique to reduce active leakage power of Finite-State-Machines (FSM's) at run time. Combinational logic gates are dynamically disconnected from the ground to reduce leakage when state transitions do not occur. Simulation results have shown that the proposed scheme reduces active leakage power by 30-60% in 0.1 μm technology. The total power was reduced by 20% at the maximum at 125°C. It was also found that performance degradation was tolerable for burn-in testing.

元の言語English
ホスト出版物のタイトルMidwest Symposium on Circuits and Systems
1
出版物ステータスPublished - 2004
イベントThe 2004 47th Midwest Symposium on Circuits and Systems - Conference Proceedings - Hiroshima, Japan
継続期間: 2004 7 252004 7 28

Other

OtherThe 2004 47th Midwest Symposium on Circuits and Systems - Conference Proceedings
Japan
Hiroshima
期間04/7/2504/7/28

    フィンガープリント

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

これを引用

Usami, K., & Yoshioka, H. (2004). A scheme to reduce active leakage power by detecting state transitions. : Midwest Symposium on Circuits and Systems (巻 1)