A technique for compensating for temperature variation in low-supply-voltage GaAs DCFL circuits

Tadashi Maeda; Keiichi Numata; Yasuo Ohno; Hikaru Hida; Masatoshi Tokushima; Muneo Fukaishi; Masaoki Ishikawa; Masahiro Fujii

doi:10.1016/0038-1101(96)00098-6

A technique for compensating for temperature variation in low-supply-voltage GaAs DCFL circuits

Tadashi Maeda, Keiichi Numata, Yasuo Ohno, Hikaru Hida, Masatoshi Tokushima, Muneo Fukaishi, Masaoki Ishikawa, Masahiro Fujii

電子工学科

研究成果: Article

抜粋

This paper describes a technique for compensating for the thermal variation in DC characteristics and propagation delay for GaAs DCFL circuits. This technique controls a voltage with a minus-one slope of the transfer curve by applying the substrate voltage. The experimental circuit demonstrated no degradation in noise margin for the temperature range from 30 to 130°C and the temperature coefficient of the propagation delay for this circuit was as small as +0.19%/°C.

元の言語	English
ページ（範囲）	1543-1547
ページ数	5
ジャーナル	Solid-State Electronics
巻	39
発行部数	11
DOI	https://doi.org/10.1016/0038-1101(96)00098-6
出版物ステータス	Published - 1996 11

フィンガープリント

ASJC Scopus subject areas

Electronic, Optical and Magnetic Materials
Condensed Matter Physics
Electrical and Electronic Engineering
Materials Chemistry

これを引用

Maeda, T., Numata, K., Ohno, Y., Hida, H., Tokushima, M., Fukaishi, M., Ishikawa, M., & Fujii, M. (1996). A technique for compensating for temperature variation in low-supply-voltage GaAs DCFL circuits. Solid-State Electronics, 39(11), 1543-1547. https://doi.org/10.1016/0038-1101(96)00098-6

@article{98ed45ca43e34b34aae6b0451bc12b57,

title = "A technique for compensating for temperature variation in low-supply-voltage GaAs DCFL circuits",

abstract = "This paper describes a technique for compensating for the thermal variation in DC characteristics and propagation delay for GaAs DCFL circuits. This technique controls a voltage with a minus-one slope of the transfer curve by applying the substrate voltage. The experimental circuit demonstrated no degradation in noise margin for the temperature range from 30 to 130°C and the temperature coefficient of the propagation delay for this circuit was as small as +0.19%/°C.",

author = "Tadashi Maeda and Keiichi Numata and Yasuo Ohno and Hikaru Hida and Masatoshi Tokushima and Muneo Fukaishi and Masaoki Ishikawa and Masahiro Fujii",

year = "1996",

month = nov

doi = "10.1016/0038-1101(96)00098-6",

language = "English",

volume = "39",

pages = "1543--1547",

journal = "Solid-State Electronics",

issn = "0038-1101",

publisher = "Elsevier Limited",

number = "11",

}

TY - JOUR

T1 - A technique for compensating for temperature variation in low-supply-voltage GaAs DCFL circuits

AU - Maeda, Tadashi

AU - Numata, Keiichi

AU - Ohno, Yasuo

AU - Hida, Hikaru

AU - Tokushima, Masatoshi

AU - Fukaishi, Muneo

AU - Ishikawa, Masaoki

AU - Fujii, Masahiro

PY - 1996/11

Y1 - 1996/11

N2 - This paper describes a technique for compensating for the thermal variation in DC characteristics and propagation delay for GaAs DCFL circuits. This technique controls a voltage with a minus-one slope of the transfer curve by applying the substrate voltage. The experimental circuit demonstrated no degradation in noise margin for the temperature range from 30 to 130°C and the temperature coefficient of the propagation delay for this circuit was as small as +0.19%/°C.

AB - This paper describes a technique for compensating for the thermal variation in DC characteristics and propagation delay for GaAs DCFL circuits. This technique controls a voltage with a minus-one slope of the transfer curve by applying the substrate voltage. The experimental circuit demonstrated no degradation in noise margin for the temperature range from 30 to 130°C and the temperature coefficient of the propagation delay for this circuit was as small as +0.19%/°C.

UR - http://www.scopus.com/inward/record.url?scp=0030285578&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0030285578&partnerID=8YFLogxK

U2 - 10.1016/0038-1101(96)00098-6

DO - 10.1016/0038-1101(96)00098-6

M3 - Article

AN - SCOPUS:0030285578

VL - 39

SP - 1543

EP - 1547

JO - Solid-State Electronics

JF - Solid-State Electronics

SN - 0038-1101

IS - 11

ER -

文献にアクセス

10.1016/0038-1101(96)00098-6