An energy-efficient floorplan driven high-level synthesis algorithm for multiple clock domains design

Shin Ya Abe, Youhua Shi, Kimiyoshi Usami, Masao Yanagisawa, Nozomu Togawa

研究成果: Article

1 引用 (Scopus)

抜粋

In this paper, we first propose an HDR-mcd architecture, which integrates periodically all-in-phase based multiple clock domains and multi-cycle interconnect communication into high-level synthesis. In HDR-mcd, an entire chip is divided into several huddles. Huddles can realize synchronization between different clock domains in which interconnection delay should be considered during high-level synthesis. Next, we propose a high-level synthesis algorithm for HDR-mcd, which can reduce energy consumption by optimizing configuration and placement of huddles. Experimental results show that the proposed method achieves 32.5% energy-saving compared with the existing single clock domain based methods

元の言語English
ページ(範囲)1376-1391
ページ数16
ジャーナルIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
E98A
発行部数7
DOI
出版物ステータスPublished - 2015 7 1

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Graphics and Computer-Aided Design
  • Applied Mathematics
  • Signal Processing

フィンガープリント An energy-efficient floorplan driven high-level synthesis algorithm for multiple clock domains design' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用