抄録
This paper presents the analysis and PCB design of a class D inverter for wireless power transfer systems operating at 13.56 MHz. The effects of parasitic inductance on the switching performance of MOSFETs, transfer efficiency of WPT systems, and power loss are analyzed. At high frequencies, the print circuit board (PCB) design is very critical because it control the parasitic elements on the circuit. This study proposes an improved PCB design that can provide a 23.4% decrease in parasitic inductance over the conventional PCB design.
本文言語 | English |
---|---|
ページ(範囲) | 703-713 |
ページ数 | 11 |
ジャーナル | IEEJ Journal of Industry Applications |
巻 | 4 |
号 | 6 |
DOI | |
出版ステータス | Published - 2015 |
ASJC Scopus subject areas
- 自動車工学
- エネルギー工学および電力技術
- 機械工学
- 産業および生産工学
- 電子工学および電気工学