Analysis of the operating-speed and power consumption of GaAs DCFL D-type flip-flops

研究成果: Article

3 引用 (Scopus)

抜粋

The article describes, in terms of steady-state sinusoidal analysis, simple analytical expressions for the operating speed and power consumption of DCFL D-type flip-flops. The maximum operating speed fOPmax is limited to fT sin{π/(nG + 1)}/2nFO, where fT is the cut-off frequency, nG is the number of critical path gates, and nFO is the fan-out number. In contrast, the influence of maximum frequency of oscillation fmax on fOPmax is small compared with that for fT, but an FET with a higher fmax can reduce the power consumption. These analytical results agree well with the experimental results.

元の言語English
ページ(範囲)807-811
ページ数5
ジャーナルSolid-State Electronics
41
発行部数6
DOI
出版物ステータスPublished - 1997 6
外部発表Yes

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Electrical and Electronic Engineering
  • Materials Chemistry

フィンガープリント Analysis of the operating-speed and power consumption of GaAs DCFL D-type flip-flops' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用