Automated low-power technique exploiting multiple supply voltages applied to a media processor

Kimiyoshi Usami, Kazutaka Nogami, Mutsunori Igarashi, Fumihiro Minami, Yukio Kawasaki, Takashi Ishikawa, Masahiro Kanazawa, Takahiro Aoki, Midori Takano, Chiharu Mizuno, Makoto Ichida, Shinji Sonoda, Makoto Takahashi, Naoyuki Hatanaka

研究成果: Conference contribution

22 引用 (Scopus)

抄録

This paper describes an automated design technique to reduce power by making use of two supply voltages. The technique consists of structure synthesis, placement and routing. The structure synthesizer clusters the gates off the critical paths so as to supply the reduced voltage to save power. The placement and routing tool assigns either the reduced voltage or the unreduced one to each row so as to minimize the area overhead. Combining these techniques together, we applied it to the random logic modules of a media processor chip. The combined technique reduced the power by 47% on average with an area overhead of 15% at the random logic, while keeping the performance.

元の言語English
ホスト出版物のタイトルProceedings of the Custom Integrated Circuits Conference
出版者IEEE
ページ131-134
ページ数4
出版物ステータスPublished - 1997
外部発表Yes
イベントProceedings of the 1997 IEEE Custom Integrated Circuits Conference - Santa Clara, CA, USA
継続期間: 1997 5 51997 5 8

Other

OtherProceedings of the 1997 IEEE Custom Integrated Circuits Conference
Santa Clara, CA, USA
期間97/5/597/5/8

Fingerprint

Electric potential

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

これを引用

Usami, K., Nogami, K., Igarashi, M., Minami, F., Kawasaki, Y., Ishikawa, T., ... Hatanaka, N. (1997). Automated low-power technique exploiting multiple supply voltages applied to a media processor. : Proceedings of the Custom Integrated Circuits Conference (pp. 131-134). IEEE.

Automated low-power technique exploiting multiple supply voltages applied to a media processor. / Usami, Kimiyoshi; Nogami, Kazutaka; Igarashi, Mutsunori; Minami, Fumihiro; Kawasaki, Yukio; Ishikawa, Takashi; Kanazawa, Masahiro; Aoki, Takahiro; Takano, Midori; Mizuno, Chiharu; Ichida, Makoto; Sonoda, Shinji; Takahashi, Makoto; Hatanaka, Naoyuki.

Proceedings of the Custom Integrated Circuits Conference. IEEE, 1997. p. 131-134.

研究成果: Conference contribution

Usami, K, Nogami, K, Igarashi, M, Minami, F, Kawasaki, Y, Ishikawa, T, Kanazawa, M, Aoki, T, Takano, M, Mizuno, C, Ichida, M, Sonoda, S, Takahashi, M & Hatanaka, N 1997, Automated low-power technique exploiting multiple supply voltages applied to a media processor. : Proceedings of the Custom Integrated Circuits Conference. IEEE, pp. 131-134, Proceedings of the 1997 IEEE Custom Integrated Circuits Conference, Santa Clara, CA, USA, 97/5/5.
Usami K, Nogami K, Igarashi M, Minami F, Kawasaki Y, Ishikawa T その他. Automated low-power technique exploiting multiple supply voltages applied to a media processor. : Proceedings of the Custom Integrated Circuits Conference. IEEE. 1997. p. 131-134
Usami, Kimiyoshi ; Nogami, Kazutaka ; Igarashi, Mutsunori ; Minami, Fumihiro ; Kawasaki, Yukio ; Ishikawa, Takashi ; Kanazawa, Masahiro ; Aoki, Takahiro ; Takano, Midori ; Mizuno, Chiharu ; Ichida, Makoto ; Sonoda, Shinji ; Takahashi, Makoto ; Hatanaka, Naoyuki. / Automated low-power technique exploiting multiple supply voltages applied to a media processor. Proceedings of the Custom Integrated Circuits Conference. IEEE, 1997. pp. 131-134
@inproceedings{b4d1444b279a4d938dd4f8a8f39c7f8d,
title = "Automated low-power technique exploiting multiple supply voltages applied to a media processor",
abstract = "This paper describes an automated design technique to reduce power by making use of two supply voltages. The technique consists of structure synthesis, placement and routing. The structure synthesizer clusters the gates off the critical paths so as to supply the reduced voltage to save power. The placement and routing tool assigns either the reduced voltage or the unreduced one to each row so as to minimize the area overhead. Combining these techniques together, we applied it to the random logic modules of a media processor chip. The combined technique reduced the power by 47{\%} on average with an area overhead of 15{\%} at the random logic, while keeping the performance.",
author = "Kimiyoshi Usami and Kazutaka Nogami and Mutsunori Igarashi and Fumihiro Minami and Yukio Kawasaki and Takashi Ishikawa and Masahiro Kanazawa and Takahiro Aoki and Midori Takano and Chiharu Mizuno and Makoto Ichida and Shinji Sonoda and Makoto Takahashi and Naoyuki Hatanaka",
year = "1997",
language = "English",
pages = "131--134",
booktitle = "Proceedings of the Custom Integrated Circuits Conference",
publisher = "IEEE",

}

TY - GEN

T1 - Automated low-power technique exploiting multiple supply voltages applied to a media processor

AU - Usami, Kimiyoshi

AU - Nogami, Kazutaka

AU - Igarashi, Mutsunori

AU - Minami, Fumihiro

AU - Kawasaki, Yukio

AU - Ishikawa, Takashi

AU - Kanazawa, Masahiro

AU - Aoki, Takahiro

AU - Takano, Midori

AU - Mizuno, Chiharu

AU - Ichida, Makoto

AU - Sonoda, Shinji

AU - Takahashi, Makoto

AU - Hatanaka, Naoyuki

PY - 1997

Y1 - 1997

N2 - This paper describes an automated design technique to reduce power by making use of two supply voltages. The technique consists of structure synthesis, placement and routing. The structure synthesizer clusters the gates off the critical paths so as to supply the reduced voltage to save power. The placement and routing tool assigns either the reduced voltage or the unreduced one to each row so as to minimize the area overhead. Combining these techniques together, we applied it to the random logic modules of a media processor chip. The combined technique reduced the power by 47% on average with an area overhead of 15% at the random logic, while keeping the performance.

AB - This paper describes an automated design technique to reduce power by making use of two supply voltages. The technique consists of structure synthesis, placement and routing. The structure synthesizer clusters the gates off the critical paths so as to supply the reduced voltage to save power. The placement and routing tool assigns either the reduced voltage or the unreduced one to each row so as to minimize the area overhead. Combining these techniques together, we applied it to the random logic modules of a media processor chip. The combined technique reduced the power by 47% on average with an area overhead of 15% at the random logic, while keeping the performance.

UR - http://www.scopus.com/inward/record.url?scp=0030648681&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0030648681&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0030648681

SP - 131

EP - 134

BT - Proceedings of the Custom Integrated Circuits Conference

PB - IEEE

ER -