Compensation circuit using time-mode capacitance scaling

Nicodimus Retdian, Takeshi Shima

研究成果: Conference contribution

抄録

Phase compensation circuit is an important building block for many analog circuits. Some applications such as DC-DC converters need compensation circuits with external large capacitances. In order to integrate the phase compensation circuit, the capacitance should be reduced. The time-mode Miller compensation circuit is considered as one of the good candidates for this purpose. In conventional method, a compensation circuit with a zero on its transfer function needs two Operational Transconductance Amplifiers (OTA). This paper proposes an implementation of compensation circuit using time-mode capacitance scaling with one OTA combined with a continuous time current-mode capacitance multiplier. The proposed circuit is verified using Spectre simulation.

本文言語English
ホスト出版物のタイトル2017 International Symposium on Electronics and Smart Devices, ISESD 2017
出版社Institute of Electrical and Electronics Engineers Inc.
ページ291-294
ページ数4
ISBN(電子版)9781538627785
DOI
出版ステータスPublished - 2017 7 1
イベント2nd International Symposium on Electronics and Smart Devices, ISESD 2017 - Yogyakarta, Indonesia
継続期間: 2017 10 172017 10 19

出版物シリーズ

名前2017 International Symposium on Electronics and Smart Devices, ISESD 2017
2018-January

Other

Other2nd International Symposium on Electronics and Smart Devices, ISESD 2017
国/地域Indonesia
CityYogyakarta
Period17/10/1717/10/19

ASJC Scopus subject areas

  • 器械工学
  • 人工知能
  • ハードウェアとアーキテクチャ
  • 電子工学および電気工学
  • 制御と最適化

フィンガープリント

「Compensation circuit using time-mode capacitance scaling」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル