Computer-aided analysis of surface-state effects on gate-lag phenomena in GaAs MESFETs

Kazushige Horio, Tomiko Yamada

研究成果: Paper査読

抄録

Physical mechanism of gate-lag or slow current transient in GaAs MESFETs is studied by two-dimensional simulation including surface-state effects. It is shown that the gate-lag becomes noticeable when the deep-acceptor-like surface state acts as a hole trap. To reduce it, the deep acceptor should be made electron-trap-like, which could be realized by reducing the surface-state density. Structures expected to have less gate-lag, such as a self-aligned structure and a recessed-gate structure are also analyzed. It is physically discussed whether the gate-lag can be completely eliminated in these structures.

本文言語English
ページ432-437
ページ数6
出版ステータスPublished - 1998 12 1
イベントProceedings of the 1998 URSI International Symposium on Signals, Systems, and Electronics, ISSSE'98 - Pisa, Italy
継続期間: 1998 9 291998 10 2

Other

OtherProceedings of the 1998 URSI International Symposium on Signals, Systems, and Electronics, ISSSE'98
CityPisa, Italy
Period98/9/2998/10/2

ASJC Scopus subject areas

  • 信号処理

フィンガープリント

「Computer-aided analysis of surface-state effects on gate-lag phenomena in GaAs MESFETs」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル