Datapath generator based on gate-level symbolic layout

Nobu Matsumoto, Yoko Watanabe, Kimiyoshi Usami, Yukio Sugeno, Hiroshi Hatada, Shojiro Mori

研究成果: Conference contribution

1 被引用数 (Scopus)

抄録

A data-path generator that generates high-density LSI mask layouts equivalent to hand-crafted ones is described. An entry of the generator is a hierarchical symbolic layout at the gate level. The bit-and-row-slicing technique is a key feature for realizing large-size and high-density data-path generation. A 21K-transistor data-path whose density is 5.64 KTr/mm2, greater than the 5.38 KTr/mm2 of a hand-crafted datapath, was generated using 1-μm CMOS technology.

本文言語English
ホスト出版物のタイトル27th ACM/IEEE Design Automation Conference. Proceedings 1990
出版社Publ by IEEE
ページ388-393
ページ数6
ISBN(印刷版)081869650X
DOI
出版ステータスPublished - 1990
外部発表はい
イベント27th ACM/IEEE Design Automation Conference - Orlando, FL, USA
継続期間: 1990 6 241990 6 28

出版物シリーズ

名前27th ACM/IEEE Design Automation Conference. Proceedings 1990

Other

Other27th ACM/IEEE Design Automation Conference
CityOrlando, FL, USA
Period90/6/2490/6/28

ASJC Scopus subject areas

  • 工学(全般)

フィンガープリント

「Datapath generator based on gate-level symbolic layout」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル