Design and control methodology for fine grain power gating based on energy characterization and code profiling of microprocessors

Kimiyoshi Usami, Masaru Kudo, Kensaku Matsunaga, Tsubasa Kosaka, Yoshihiro Tsurui, Weihan Wang, Hideharu Amano, Hiroaki Kobayashi, Ryuichi Sakamoto, Mitaro Namiki, Masaaki Kondo, Hiroshi Nakamura

研究成果: Conference contribution

9 引用 (Scopus)

抄録

This paper presents a design and control scheme of a microprocessor whose internal function units are power gated at instruction-by-instruction basis. Enabling/disabling the power gating is adaptively controlled under the support of on-chip leakage monitors and the operating system to minimize energy overhead due to sleep-in and wakeup. Measured results of the fabricated chip in the 65nm CMOS technology demonstrated that our approach reduces energy to 21-35% in the range of 25-85°C as compared to the non power-gated case. Energy dissipation was reduced by up to 15% as compared to the conventional fine-grain power gating technique in the same temperature range.

元の言語English
ホスト出版物のタイトルProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
ページ843-848
ページ数6
DOI
出版物ステータスPublished - 2014
イベント2014 19th Asia and South Pacific Design Automation Conference, ASP-DAC 2014 - Suntec
継続期間: 2014 1 202014 1 23

Other

Other2014 19th Asia and South Pacific Design Automation Conference, ASP-DAC 2014
Suntec
期間14/1/2014/1/23

Fingerprint

Microprocessor chips
Energy dissipation
Temperature
Sleep

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design

これを引用

Usami, K., Kudo, M., Matsunaga, K., Kosaka, T., Tsurui, Y., Wang, W., ... Nakamura, H. (2014). Design and control methodology for fine grain power gating based on energy characterization and code profiling of microprocessors. : Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC (pp. 843-848). [6742995] https://doi.org/10.1109/ASPDAC.2014.6742995

Design and control methodology for fine grain power gating based on energy characterization and code profiling of microprocessors. / Usami, Kimiyoshi; Kudo, Masaru; Matsunaga, Kensaku; Kosaka, Tsubasa; Tsurui, Yoshihiro; Wang, Weihan; Amano, Hideharu; Kobayashi, Hiroaki; Sakamoto, Ryuichi; Namiki, Mitaro; Kondo, Masaaki; Nakamura, Hiroshi.

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2014. p. 843-848 6742995.

研究成果: Conference contribution

Usami, K, Kudo, M, Matsunaga, K, Kosaka, T, Tsurui, Y, Wang, W, Amano, H, Kobayashi, H, Sakamoto, R, Namiki, M, Kondo, M & Nakamura, H 2014, Design and control methodology for fine grain power gating based on energy characterization and code profiling of microprocessors. : Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC., 6742995, pp. 843-848, 2014 19th Asia and South Pacific Design Automation Conference, ASP-DAC 2014, Suntec, 14/1/20. https://doi.org/10.1109/ASPDAC.2014.6742995
Usami K, Kudo M, Matsunaga K, Kosaka T, Tsurui Y, Wang W その他. Design and control methodology for fine grain power gating based on energy characterization and code profiling of microprocessors. : Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2014. p. 843-848. 6742995 https://doi.org/10.1109/ASPDAC.2014.6742995
Usami, Kimiyoshi ; Kudo, Masaru ; Matsunaga, Kensaku ; Kosaka, Tsubasa ; Tsurui, Yoshihiro ; Wang, Weihan ; Amano, Hideharu ; Kobayashi, Hiroaki ; Sakamoto, Ryuichi ; Namiki, Mitaro ; Kondo, Masaaki ; Nakamura, Hiroshi. / Design and control methodology for fine grain power gating based on energy characterization and code profiling of microprocessors. Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2014. pp. 843-848
@inproceedings{d3a6f6e17ed545b9a0c85274fac9ade8,
title = "Design and control methodology for fine grain power gating based on energy characterization and code profiling of microprocessors",
abstract = "This paper presents a design and control scheme of a microprocessor whose internal function units are power gated at instruction-by-instruction basis. Enabling/disabling the power gating is adaptively controlled under the support of on-chip leakage monitors and the operating system to minimize energy overhead due to sleep-in and wakeup. Measured results of the fabricated chip in the 65nm CMOS technology demonstrated that our approach reduces energy to 21-35{\%} in the range of 25-85°C as compared to the non power-gated case. Energy dissipation was reduced by up to 15{\%} as compared to the conventional fine-grain power gating technique in the same temperature range.",
author = "Kimiyoshi Usami and Masaru Kudo and Kensaku Matsunaga and Tsubasa Kosaka and Yoshihiro Tsurui and Weihan Wang and Hideharu Amano and Hiroaki Kobayashi and Ryuichi Sakamoto and Mitaro Namiki and Masaaki Kondo and Hiroshi Nakamura",
year = "2014",
doi = "10.1109/ASPDAC.2014.6742995",
language = "English",
isbn = "9781479928163",
pages = "843--848",
booktitle = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

}

TY - GEN

T1 - Design and control methodology for fine grain power gating based on energy characterization and code profiling of microprocessors

AU - Usami, Kimiyoshi

AU - Kudo, Masaru

AU - Matsunaga, Kensaku

AU - Kosaka, Tsubasa

AU - Tsurui, Yoshihiro

AU - Wang, Weihan

AU - Amano, Hideharu

AU - Kobayashi, Hiroaki

AU - Sakamoto, Ryuichi

AU - Namiki, Mitaro

AU - Kondo, Masaaki

AU - Nakamura, Hiroshi

PY - 2014

Y1 - 2014

N2 - This paper presents a design and control scheme of a microprocessor whose internal function units are power gated at instruction-by-instruction basis. Enabling/disabling the power gating is adaptively controlled under the support of on-chip leakage monitors and the operating system to minimize energy overhead due to sleep-in and wakeup. Measured results of the fabricated chip in the 65nm CMOS technology demonstrated that our approach reduces energy to 21-35% in the range of 25-85°C as compared to the non power-gated case. Energy dissipation was reduced by up to 15% as compared to the conventional fine-grain power gating technique in the same temperature range.

AB - This paper presents a design and control scheme of a microprocessor whose internal function units are power gated at instruction-by-instruction basis. Enabling/disabling the power gating is adaptively controlled under the support of on-chip leakage monitors and the operating system to minimize energy overhead due to sleep-in and wakeup. Measured results of the fabricated chip in the 65nm CMOS technology demonstrated that our approach reduces energy to 21-35% in the range of 25-85°C as compared to the non power-gated case. Energy dissipation was reduced by up to 15% as compared to the conventional fine-grain power gating technique in the same temperature range.

UR - http://www.scopus.com/inward/record.url?scp=84897843403&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84897843403&partnerID=8YFLogxK

U2 - 10.1109/ASPDAC.2014.6742995

DO - 10.1109/ASPDAC.2014.6742995

M3 - Conference contribution

AN - SCOPUS:84897843403

SN - 9781479928163

SP - 843

EP - 848

BT - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

ER -