Design of a 32-bit Microprocessor, TX1

Takeji Tokumaru, Eiji Masuda, Kimiyoshi Usami, Misao Miyata, Jun Iwamura, Chikahiro Hori

研究成果: Article査読

1 被引用数 (Scopus)

抄録

This paper describes implementation of a VLSI microproces sor, the TX1, and especially focuses on the design method, which meets the requirements of short design time with reasonable chip size. A one-phase clock system, which is a better solution for high-speed operation but requires careful design for evading the skew problem, is discussed. Design for testability embedded in the chip is also described. The TX1 is fabricated with a 1.0-μm two-laver metal CMOS process. The chip contains 450K transistors in a 10.89× 10.27-mm2 die.

本文言語English
ページ(範囲)938-944
ページ数7
ジャーナルIEEE Journal of Solid-State Circuits
24
4
DOI
出版ステータスPublished - 1989 8
外部発表はい

ASJC Scopus subject areas

  • 電子工学および電気工学

フィンガープリント

「Design of a 32-bit Microprocessor, TX1」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル