Digital embedded memory scheme using voltage scaling and body bias separation for low-power system

Yusuke Yoshida, Kimiyoshi Usami, Hideharu Amano

研究成果: Conference contribution

1 被引用数 (Scopus)

抄録

Standard Cell based Memory (SCM) is drawing attention as a technique to use the standard digital design flow to realize embedded memory macros. One of the strong points of SCM is that it correctly operates at such low voltage that SRAM macros provided by vendors usually do not work. This paper describes a design of energy-efficient SCM using Silicon-on-Thin-BOX (SOTB). We present automatic layout methodology for optimal body-bias separation (BBS) for SCM, which enables to apply different body bias voltages to latches and to other peripheral circuits within SCM. Results from simulations and chip measurements have demonstrated effectiveness of this approach.

本文言語English
ホスト出版物のタイトルProceedings - International SoC Design Conference 2017, ISOCC 2017
出版社Institute of Electrical and Electronics Engineers Inc.
ページ148-149
ページ数2
ISBN(電子版)9781538622858
DOI
出版ステータスPublished - 2018 5 29
イベント14th International SoC Design Conference, ISOCC 2017 - Seoul, Korea, Republic of
継続期間: 2017 11 52017 11 8

出版物シリーズ

名前Proceedings - International SoC Design Conference 2017, ISOCC 2017

Other

Other14th International SoC Design Conference, ISOCC 2017
CountryKorea, Republic of
CitySeoul
Period17/11/517/11/8

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

フィンガープリント 「Digital embedded memory scheme using voltage scaling and body bias separation for low-power system」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル