DIGITAL TELETEXT EQUALIZER LEADING TO CIRCUIT INTEGRATION.

Kazuo Ohzeki, Junzo Murakami

研究成果: Conference contribution

1 被引用数 (Scopus)

抄録

The design philosophy for a time-division teletext equalizer, that is compact and suitable for circuit integration is proposed. Except for a 17-kilobit RAM for an input waveform memory and a 4. 2-kbit ROM for control signals, the equalizer can be realized with 3000 logic gates. Input offset causes tap weight offset and then causes output bending at the beginning and the end of the teletext signal packet. This phenomenon, which is characteristic of a teletext equalizer, must be prevented. An analysis shows that input level-shift is more effective than output level-shift, and that an input level-shift circuit alone suffices. A breadboard model of a teletext equalizer has been constructed. This equalizer has shown excellent performance.

本文言語English
ホスト出版物のタイトルUnknown Host Publication Title
出版社IEEE
ページ1575-1581
ページ数7
出版ステータスPublished - 1984
外部発表はい

ASJC Scopus subject areas

  • Engineering(all)

フィンガープリント 「DIGITAL TELETEXT EQUALIZER LEADING TO CIRCUIT INTEGRATION.」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル