ECL-compatible low-power-consumption 10-Gb/s GaAs 8: 1 multiplexer and 1 : 8 demultiplexer

Nobuhide Yoshida, Masahiro Fujii, Takao Atsumo, Keiichi Numata, Michihisa Kohnq, Hirokazu Oikawa, Hiroaki Tsutsui, Tadashi Maeda

研究成果: Article査読

2 被引用数 (Scopus)

抄録

An emitter coupled logic (ECL) compatible low-power GaAs 8 : 1 multiplexer (MUX) and 1 : 8 demultiplexer (DEMUX) for 10-Gb/s optical communication systems has been developed. In order to decrease the power consumption and to maximize the timing margin, we estimated the power consumption for direct-coupled FET logic (DCFL) and source-coupled FET logic (SCFL) circuits in terms of the D-type flip-flop (DFF) operating speed and the duty-ratio variation. Based on the result, we used SCFL circuits in the clock-generating circuit and the circuits operating at 10Gb/s, and we used DCFL circuits in the circuits operating below 5Gb/s. These ICs, which are mounted on ceramic packages, operate at up to 10Gb/s with power consumption of 1.2 W for the 8 : 1 MUX and LOW for the 1 : 8 DEMUX. This is the lowest power consumption yet reported for 10-Gb/s 8 : 1 MUX and 1 : 8 DEMUX.

本文言語English
ページ(範囲)1992-1998
ページ数7
ジャーナルIEICE Transactions on Electronics
E82-C
11
出版ステータスPublished - 1999 1 1
外部発表はい

ASJC Scopus subject areas

  • 電子材料、光学材料、および磁性材料
  • 電子工学および電気工学

フィンガープリント

「ECL-compatible low-power-consumption 10-Gb/s GaAs 8: 1 multiplexer and 1 : 8 demultiplexer」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル