Energy-efficient standard cell memory with optimized body-bias separation in Silicon-on-Thin-BOX (SOTB)

Yusuke Yoshida, Kimiyoshi Usami

研究成果: Article

抄録

This paper describes a design of energy-efficient Standard Cell Memory (SCM) using Silicon-on-Thin-BOX (SOTB). We present automatic place and routing (P&R) methodology for optimal body-bias separation (BBS) for SCM, which enables to apply different body bias voltages to latches and to other peripheral circuits within SCM. Capability of SOTB to effectively reduce leakage by body biasing is fully exploited in BBS. Simulation results demonstrated that our approach allows us to design SCM with 40% smaller energy dissipation at the energy minimum voltage as compared to the conventional design flow. For the process and temperature variations, Adaptive Body Bias (ABB) for SCM with our BBS provided 70% smaller leakage energy than ABB for the conventional SCM, while achieving the same clock frequency.

元の言語English
ページ(範囲)2785-2796
ページ数12
ジャーナルIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
E100A
発行部数12
DOI
出版物ステータスPublished - 2017 12 1

Fingerprint

Data storage equipment
Silicon
Computer peripheral equipment
Flip flop circuits
Bias voltage
Clocks
Energy dissipation
Networks (circuits)
Electric potential
Temperature

ASJC Scopus subject areas

  • Signal Processing
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering
  • Applied Mathematics

これを引用

@article{d0cc3ab02f4248e1946c2dd206948601,
title = "Energy-efficient standard cell memory with optimized body-bias separation in Silicon-on-Thin-BOX (SOTB)",
abstract = "This paper describes a design of energy-efficient Standard Cell Memory (SCM) using Silicon-on-Thin-BOX (SOTB). We present automatic place and routing (P&R) methodology for optimal body-bias separation (BBS) for SCM, which enables to apply different body bias voltages to latches and to other peripheral circuits within SCM. Capability of SOTB to effectively reduce leakage by body biasing is fully exploited in BBS. Simulation results demonstrated that our approach allows us to design SCM with 40{\%} smaller energy dissipation at the energy minimum voltage as compared to the conventional design flow. For the process and temperature variations, Adaptive Body Bias (ABB) for SCM with our BBS provided 70{\%} smaller leakage energy than ABB for the conventional SCM, while achieving the same clock frequency.",
keywords = "Body bias, Energy-efficient, Silicon-on-thin-box (SOTB), Standard cell memory, Ultra-low voltage",
author = "Yusuke Yoshida and Kimiyoshi Usami",
year = "2017",
month = "12",
day = "1",
doi = "10.1587/transfun.E100.A.2785",
language = "English",
volume = "E100A",
pages = "2785--2796",
journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
issn = "0916-8508",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "12",

}

TY - JOUR

T1 - Energy-efficient standard cell memory with optimized body-bias separation in Silicon-on-Thin-BOX (SOTB)

AU - Yoshida, Yusuke

AU - Usami, Kimiyoshi

PY - 2017/12/1

Y1 - 2017/12/1

N2 - This paper describes a design of energy-efficient Standard Cell Memory (SCM) using Silicon-on-Thin-BOX (SOTB). We present automatic place and routing (P&R) methodology for optimal body-bias separation (BBS) for SCM, which enables to apply different body bias voltages to latches and to other peripheral circuits within SCM. Capability of SOTB to effectively reduce leakage by body biasing is fully exploited in BBS. Simulation results demonstrated that our approach allows us to design SCM with 40% smaller energy dissipation at the energy minimum voltage as compared to the conventional design flow. For the process and temperature variations, Adaptive Body Bias (ABB) for SCM with our BBS provided 70% smaller leakage energy than ABB for the conventional SCM, while achieving the same clock frequency.

AB - This paper describes a design of energy-efficient Standard Cell Memory (SCM) using Silicon-on-Thin-BOX (SOTB). We present automatic place and routing (P&R) methodology for optimal body-bias separation (BBS) for SCM, which enables to apply different body bias voltages to latches and to other peripheral circuits within SCM. Capability of SOTB to effectively reduce leakage by body biasing is fully exploited in BBS. Simulation results demonstrated that our approach allows us to design SCM with 40% smaller energy dissipation at the energy minimum voltage as compared to the conventional design flow. For the process and temperature variations, Adaptive Body Bias (ABB) for SCM with our BBS provided 70% smaller leakage energy than ABB for the conventional SCM, while achieving the same clock frequency.

KW - Body bias

KW - Energy-efficient

KW - Silicon-on-thin-box (SOTB)

KW - Standard cell memory

KW - Ultra-low voltage

UR - http://www.scopus.com/inward/record.url?scp=85038210465&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85038210465&partnerID=8YFLogxK

U2 - 10.1587/transfun.E100.A.2785

DO - 10.1587/transfun.E100.A.2785

M3 - Article

AN - SCOPUS:85038210465

VL - E100A

SP - 2785

EP - 2796

JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

SN - 0916-8508

IS - 12

ER -