Evaluation of power supply noise reduction by implementing on-chip capacitance

Hideyuki Fujii, Yoshinori Kobayashi, Toshio Sudo

研究成果: Conference contribution

6 被引用数 (Scopus)

抄録

On-chip decoupling capacitor works to reduce on-chip power supply fluctuation by localizing switching current inside chip. This results in the reduction of electromagnetic interference (EMI) by preventing switching current with high frequency components flowing out from the chip. In this paper, a test chip with on-chip decoupling capacitance and noise generating circuits has been reported using CMOS 0.18 m process. Shoot-through current generator was designed to excite impulse type noise generation. Effects of on-chip capacitance on noise reduction ware evaluated by measuring the test chip as well as by using power supply noise analysis tool. Power supply noise reduction has been quantitatively evaluated by both experiment and analysis.

本文言語English
ホスト出版物のタイトルProceedings of the 8th International Workshop on Electromagnetic Compatibility of Integrated Circuits 2011, EMC COMPO 2011
ページ219-223
ページ数5
出版ステータスPublished - 2011
外部発表はい
イベント8th International Workshop on Electromagnetic Compatibility of Integrated Circuits, EMC COMPO 2011 - Dubrovnik, Croatia
継続期間: 2011 11月 62011 11月 9

出版物シリーズ

名前Proceedings of the 8th International Workshop on Electromagnetic Compatibility of Integrated Circuits 2011, EMC COMPO 2011

Conference

Conference8th International Workshop on Electromagnetic Compatibility of Integrated Circuits, EMC COMPO 2011
国/地域Croatia
CityDubrovnik
Period11/11/611/11/9

ASJC Scopus subject areas

  • ハードウェアとアーキテクチャ

フィンガープリント

「Evaluation of power supply noise reduction by implementing on-chip capacitance」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル